December 6, Holistic Design in Optical Interconnects

Thursday December 6, 2018, 6:00-8:00PM
Title:  “Holistic Design in Optical Interconnects” by Prof. Azita Emami, California Institute of Technology
Location: Texas Instruments Silicon Valley Auditorium
2900 Semiconductor Dr., Building E, Santa Clara, CA (Register here)


Date & Time: Thursday December 6, 2018, 6:00-8:00PM

Location: Texas Instruments Building E Conference Center, 2900 Semiconductor Drive, Santa Clara, CA 95051

Directions: TI-BldgE-Auditorium.pdf

Registration Link: (Mandatory) : https://www.eventbrite.com/e/holistic-design-in-optical-interconnects-prof-azita-emami-california-institute-of-technology-tickets-52463075471

Registration Fee: FREE, Donation Requested

IEEE SSCS/CAS/SPS/CS members: FREE
IEEE members – $2 donation
Non-members – $5

Abstract:

The scalability of CMOS technology has driven computation into a diverse range of applications across the power consumption, performance and size spectra. Today Data Center (DC) and High Performance Computing (HPC) performance is increasingly limited by interconnection bandwidth. Maintaining continued aggregate bandwidth growth without overwhelming the power budget for these large scale computing systems and data centers is paramount. The historic power efficiency gains via CMOS technology scaling for such interconnects have rolled off over the past decade, and new low-cost approaches are necessary. In this talk a number of promising solutions including Silicon-Photonic-based interconnects that can overcome these challenges will be discussed. In particular effective co-design of electronics and photonics as a holistic approach for reducing the total power consumption and enhancing the performance of the link will be presented.

Bio:

Azita Emami received her M.S. and Ph.D. degrees in Electrical Engineering from Stanford University in 1999 and 2004 respectively. She received her B.S. degree from Sharif University of Technology in 1996. Professor Emami joined IBM T. J. Watson Research Center in 2004 as a research staff member in the Communication Technologies Department. From Fall 2006 to Summer 2007, she was an Assistant Professor of Electrical Engineering at Columbia University in the city of New York. In 2007, she joined Caltech, where she is now a Professor of Electrical Engineering and Medical Engineering. She is a Heritage Medical Research Institute Investigator, and serves as the deputy chair of division of Engineering and Applied Sciences at Caltech. Her current research interests include mixed-signal integrated circuits and systems, high-speed on-chip and chip-to-chip interconnects, system and circuit design solutions for highly-scaled CMOS technologies, wearable and implantable devices for neural recording, stimulation, and efficient drug delivery.

Slides

Coming soon…

Video

 

Photos

Introduction by chapter chair, Mojtaba Sharifzadeh.

Data Rates Scaling Trend for Data Centers.

Integrated Optical Phase Modulators.

Proposed Differential Ring Modulator.

Burst-Mode Operation.

Prototype Chip Micrograph and Power Breakdown.

Audience and Speaker Q&A.

Welcome

Santa Clara Valley Chapter of the Solid State Circuits Society

Calendar

September 2021
M T W T F S S
 12345
6789101112
13141516171819
20212223242526
27282930  

Next Meeting

“Automatic Generation of SystemVerilog Models from Analog/Mixed-Signal Circuits: a Pipelined ADC Example” – Prof. Jaeha Kim, Seoul National University (SNU)

Search Previous Events