2D to 3D MOS Technology Evolution for Circuit Designers

Alvin Loke¹, Ray Stephany¹, Andy Wei², Bich-Yen Nguyen³, Tin Tin Wee¹, John Faricelli¹, Jung-Suk Goo², and Shawn Searles¹

> ¹Advanced Micro Devices ²GlobalFoundries ³Soitec

> > AUTHORIZATION

All copyrights to the material contained in this document are retained by us and our employers.

IEEE Solid-State Circuits Society – SCV Distinguished Lecturer Seminar 09/12/2012

CMOS Scaling Still Alive...



• Leading foundries frantically after manufacturable tri-gate

© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

Slide 1

Our Objective

- Understand how MOSFET structure has evolved
- Learn about enabling technologies
- Understand why it has evolved this way









Outline

- Motivation
- MOSFET & Short-Channel Fundamentals
- 130nm MOSFET Fabrication
- Strain Engineering (90nm & Beyond)
- High-K / Metal-Gate (45nm & Beyond)
- Fully-Depleted (22nm & Beyond)
- Tri-Gate FinFETs
- Conclusions

The Basis of All CMOS Digital ICs



- Charging and discharging a capacitor... very quickly!
- For shorter delay and lower power
 - $C_{load} \downarrow \rightarrow$ reduce parasitics (wires, gates, junctions, ...)
 - $V_{DD} \downarrow \rightarrow$ reduce logic swing
 - $I_{eff} \uparrow \rightarrow$ move charge quicker

Important MOSFET Current Parameters



Na *et al.*, IBM [3]

© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

Slide 5

Flatband Condition ($V_{GS} = V_{FB}$ **)**



Onset of Surface Inversion (ϕ_s **=0)**



Onset of Strong Surface Inversion $(V_{GS}=V_T)$



© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

Slide 8

Lower the Surface Barrier



 $V_{GS} = 0$ $V_{DS} = 0$ (no current) Large source barrier (back-to-back diodes)

 $V_{GS} \approx V_T$ $V_{DS} = 0$ (no net current) Source barrier lowered Surface is inverted

 $V_{GS} > V_T$ $V_{DS} > 0$ (net source-to-drain current flow)
Carriers easily overcome source barrier
Surface is strongly inverted

Sze [4]

Quantifying Charge to Move ϕ_s by $2\phi_b$



- Assume *uniformly doped* p-type body
- How much body must be depleted to reach strong inversion?

$$X_d = \sqrt{\frac{2\varepsilon_{Si} \cdot 2\phi_b}{qN}} \propto \frac{1}{\sqrt{N}}$$

 $Q_{dep} = qNx_d$

© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

Slide 10

The Roads to Higher Performance





- \rightarrow Higher channel electric fields
 - Velocity saturation
 - Mobility degradation

Overcoming Short-Channel Effects

Improve gate electrostatic control of channel charge

- Higher body doping but higher V_T
- Shallower source/drain but higher R_s
- Thinner t_{ox} but higher gate leakage
- High-K dielectric to reduce tunneling
- Metal gate to overcome poly depletion
- Fully-depleted structures (e.g., fins)

Stressors for mobility enhancement





Constant-Current V₇ Measurement

- Onset of strong inversion near impossible to measure
- Sweep log I_{DS} vs. V_{GS}
- Find V_{GS} when I_{DS} crosses user-specified threshold I₀ normalized to W/L
- Foundry-specific $I_0 \sim 10$ to 500 nA
- No physical connection to "fundamental" V_{τ} definition



$$V_{T} = V_{GS} \Big|_{I_{DS} = I_0 \times \frac{W_{drawn}}{L_{drawn}}}$$

Loke et al., AMD [5]

© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

Slide 14

Not So Fundamental After All



$$V_{T} = V_{FB} + 2\phi_b + rac{Q_{dep}}{C_{ox}}$$

- Body doping has increased by 2–3 orders of magnitude over the decades
- Surface way more conductive at strong inversion condition using "fundamental" V_T definition
- What matters is how much OFF leakage you get for a given ON current
- *IDoff* vs. *IDsat* (or *IDeff*) universal plots have become more useful to summarize device performance

I_{OFF}-I_{ON} Universal Plots



ON Drive Current (μ A/ μ m)

- High $I_{ON} \rightarrow$ high I_{OFF} & low $I_{ON} \rightarrow$ low I_{OFF}
- OFF leakage prevents V_{T} from scaling with gate length
- Several V_{τ} 's enable trade-off between high speed vs. low leakage

Subthreshold Leakage

- MOSFET is not perfectly OFF below V_{T}
- $V_G \uparrow \rightarrow \phi_s \uparrow \rightarrow$ lower source-to-channel barrier
- Gradually more carriers diffuse from source to drain
- Capacitive divider between gate and undepleted body



Subthreshold Slope



- Planar 28nm: S = 100–110mV/dec at 25°C
- Want tight coupling of V_G to ϕ_s but have to overcome C_{Si}
 - Large $C_{ox} \rightarrow$ thinner gate oxide, HKMG
 - Small $C_{Si} \rightarrow$ lower body doping, FD-SOI, finFET
 - Get diode limit when $C_{ox} \rightarrow \infty \& C_{Si} \rightarrow 0 \ (\eta = 1)$
- Reducing S enables lower V_T , V_{DD} & power for same I_{OFF}

Drain-Induced Barrier Lowering (DIBL)

- OFF leakage gets worse at higher V_D
- E field from drain charge terminating in body, reducing gate charge required to reach V_T
- Characterized as V_T reduction for some ΔV_D
- Planar 28nm: 150–160mV for $\Delta V_D = 1V$
- Reducing DIBL also enables lower V_{DD} & power for same I_{OFF}





3-Way Competition for Body Charge



Outline

- Motivation
- MOSFET & Short-Channel Fundamentals
- 130nm MOSFET Fabrication
- Strain Engineering (90nm & Beyond)
- High-K / Metal-Gate (45nm & Beyond)
- Fully-Depleted (22nm & Beyond)
- Tri-Gate FinFETs
- Conclusions

130nm MOSFET Fabrication



Shallow Trench Isolation



- Reduced active-to-active spacing (no bird's beak)
- Planar surface for gate lithography

© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

Grow liner SiO₂, then deposit

conformal SiO₂ - void-free

deposition is critical

Well Implant Engineering

Retrograded well dopant profile (implants before poly deposition)

Shallow/steep surface channel implant

- V_T control
- Slow diffusers critical (In, Sb)



Gate Oxide Growth

• Need two gate oxide t_{ox} 's – thin for core FET & thick for I/O FET



- Oxide is grown, not deposited
 - Need high-quality Si-SiO₂ interface with low Q_f & D_{it}
- Gate oxide is really made of silicon oxynitride (SiO_xN_y)
 - Nitrogen prevents boron diffusion from p+ poly to channel
 - Improves GOI (gate oxide integrity) reliability
 - Side benefit increased \mathcal{E}_{ox}

Poly Gate Definition

• Gate CD way smaller than lithography capability



- Process control is everything resist & poly etch chamber conditioning is critical (don't clean residues in tea cups or woks)
- Trim more for smaller CD (requires tighter control)
- Less trimming if narrower lines can be printed \rightarrow immersion litho

Channel & Source/Drain Engineering



© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

Slide 27

Benefits of Halo and Extension

Resulting structure

- Less short-channel effect
- Shallow junction where needed most
- Low junction capacitance



Not to be confused with LDD in I/O FET

- Same process with spacers but lightly doped drain (LDD) is used for minimizing peak electric fields that cause hot carriers & breakdown
- Extensions need to be heavily doped to minimize series resistance

Different halo & extension/LDD implants for each FET variant

Self-Aligned Silicidation (Salicidation)

• Need to reduce poly & diffusion R_s , or get severe I_{FET} degradation



- $TiSi_x \rightarrow CoSi_x \rightarrow Ni/PtSi_x$
 - Scaling requires smaller grain size to minimize R_s variation

Outline

- Motivation
- MOSFET & Short-Channel Fundamentals
- 130nm MOSFET Fabrication
- Strain Engineering (90nm & Beyond)
- High-K / Metal-Gate (45nm & Beyond)
- Fully-Depleted (22nm & Beyond)
- Tri-Gate FinFETs
- Conclusions

The Roads to Higher Performance





atomic spacing > equilibrium spacing

atomic spacing < equilibrium spacing

- Stretching / compressing FET channel atoms by as little as 1% can improve electron / hole mobilities by several times
- Strain perturbs crystal structure (energy bands, density of states, etc.) → changes effective mass of electrons & holes
- Increase I_{ON} for the same I_{OFF} without increasing C_{OX}

Longitudinal Uni-Axial Strain

tension (stretch atoms apart) \rightarrow faster NMOS



compression (squeeze atoms together) \rightarrow faster PMOS



- Most practical means of incorporating strain for mobility boost
- Want 1-3GPa (high-strength steel breaks at 0.8GPa)
- How? Deposit strained materials around channel
 - Material in tension wants to relax by pulling in
 - Material in compression wants to relax by pushing out

Transferring Strain from Material A to B



Ways to Incorporate Uni-Axial Strain

- NMOS wants tension, PMOS wants compression
- Un-Intentional (comes for *free*)
- Intentional (requires extra processing)
 - Stress Memorization Technique NMOS ©
 - Embedded-SiGe Source/Drain PMOS ③
 - Embedded-SiC Source/Drain NMOS ③
 - Dual-Stress Liners NMOS © & PMOS ©
- Strain methods are additive
Shallow Trench Isolation (STI) NMOS 🛞 & PMOS 🙄

- STI oxide under compression
 - High-Density Plasma CVD SiO₂ process (alternating deposition/etch) deposits intrinsically compressive oxide for good trench fill
 - $10 \times \text{CTE}$ mismatch between Si & SiO₂ increases compression when cooled from deposition temperature
- Migrated to High Aspect Ratio Process (HARP) fill in recent nodes
 → less compressive oxide



© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

Stress Memorization Technique (SMT) NMOS ©



Amorphize poly & diffusion with silicon implant



Deposit tensile nitride





Anneal to *make nitride more tensile* and transfer nitride tension to crystallizing amorphous channel



Remove nitride stressor (tension now frozen in diffusion)

Chan et al., IBM [8]

© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

Periodic Table Trends



- Compound semiconductor like Si_xGe_{1-x} has lattice spacing & bandgap between Si & Ge
- Same idea with Si_xC_{1-x}

Embedded-SiGe Source/Drain (e-SiGe) PMOS ©

- SiGe constrained to Si lattice will be in compression
- Compressive SiGe source/drain transfers compression to Si channel

Etch source/drain recess



Grow SiGe epitaxially in recessed regions

- e-SiC is similar but introduces tension instead
- Epitaxial SiC much tougher to do than SiGe

© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers



600

700

SiGe

100 nn

Chan et al., IBM [8]

10-7

(und/k

10-9

200

300

400

500

Dual-Stress Liners NMOS © & PMOS ©

- Deposit tensile/compressive PECVD SiN (PEN) liners on N/PMOS
- Liner stress is dialed in by liner deposition conditions (gas flow, pressure, temperature, etc.)



Strain Relaxation

When materials of different strain come together...



- Both materials will relax at the interface
- Extent of relaxation is gradual, depends on distance from interface
- No relaxation far away from interface

Strain Depends on Channel Location

 SA, L & SB specify where channel is located along active area



- Critical for modeling device mobility change due to STI, SMT & e-SiGe/e-SiC
- Strain at source & drain ends of channel may be different
- Important consideration for matching, e.g., current mirrors



Longitudinal DSL Proximity

- Opposite device type nearby in longitudinal direction reduces impact of stress liner → mutually slow each other down
- Opposite PEN liner absorbs/relieves stress introduced by PEN



PMOS Longitudinal Proximity

Faricelli, AMD [10]

Transverse DSL Proximity

- Both NMOS & PMOS like tension in transverse direction, unlike longitudinal direction
- NMOS near PMOS in width direction \rightarrow helps PMOS, hurts NMOS



© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

Outline

- Motivation
- MOSFET & Short-Channel Fundamentals
- 130nm MOSFET Fabrication
- Strain Engineering (90nm & Beyond)
- High-K / Metal-Gate (45nm & Beyond)
- Fully-Depleted (22nm & Beyond)
- Tri-Gate FinFETs
- Conclusions

The Roads to Higher Performance



© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

Direct Tunneling Gate Leakage

- t_{ox} had to scale with channel length to maintain gate control
 - Less SCE
 - Better FET performance
- Significant direct tunneling for t_{ox}
 2nm



• High-K gate dielectric achieves same C_{ox} with much thicker t_{ox}



$$C_{ox} = rac{\mathcal{E}_{gate}}{t_{gate}} = rac{\mathcal{E}_{ox}}{EOT}$$

Poly Depletion & Charge Centroid Dielectric Only Half the Story



- Even heavily-doped poly is a limited conductor
- Discrepancy between electrical & physical thicknesses since charge is not intimately in contact with oxide interface

Enter High-K Dielectric + Metal-Gate

- High-K Dielectric (HK)
 - Hf-based material with K~20–30 (Zr-based also considered)
 - Need to overcome hysteretic polarization
 - High deposition temperature for good film quality
- Metal-Gate (MG)
 - Thin conductive film intimately in contact with high-K dielectric to set gate work function $\Phi_M \rightarrow V_{FB} \rightarrow V_T$
 - Want band-edge Φ_M , i.e., NMOS @ E_C & PMOS @ E_V (just like n⁺ poly & p⁺ poly) \rightarrow different MG for NMOS & PMOS
 - Typically complex stack of different metal layers → secret sauce
- Key challenges
 - INTEGRATION, INTEGRATION, INTEGRATION

 - Getting the right V_T for both NMOS & PMOS

Atomic Layer Deposition

- Deposit monolayer at a time using sequential pulses of gases
- Introduce one reactant at a time & purge before introducing next reactant
- Key to precise film thickness control of HKMG stack
- e.g., SiO_2 (SiCl₄+H₂O) \rightarrow HfO₂ (HfCl₄+H₂O) \rightarrow TiN (TiCl₄+NH₃)



ICKnowledge.com [13]

HK-First / MG-First Integration



- Obvious extension of poly-Si gate integration
- Seems obvious & "easy" at first but plagued with unstable work function when HKMG is exposed to activation anneals
- Especially problematic with PMOS V_{T} coming out too high

GlobalFoundries 32nm-SOI



Horstmann et al., GlobalFoundries [14]

© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

HK-First / MG-Last Integration



- High thermal budget available for middle-of-line
- Low thermal budget for metal gate \rightarrow more gate metal choices
- Enhanced strain when sacrificial poly is removed & resulting trench is filled with gate fill metal

Intel 45nm







© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

HK-Last / MG-Last Integration



- Same advantages as HK-first / MG-last integration
- Overcomes EOT scaling limitations in HK-first / MG-last
- Need to postpone silicidation to after contact etch
- Need trench contacts to accommodate silicide metal deposition
- DSL relax & no longer useful since contacts cut through FET width

Intel 32nm



© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

Outline

- Motivation
- MOSFET & Short-Channel Fundamentals
- 130nm MOSFET Fabrication
- Strain Engineering (90nm & Beyond)
- High-K / Metal-Gate (45nm & Beyond)
- Fully-Depleted (22nm & Beyond)
- Tri-Gate FinFETs
- Conclusions

What Does Fully-Depleted Really Mean?

Consider what happens when SOI layer thins down



- Conservation of charge cannot be violated
- So once body is fully depleted, extra gate charge must be balanced by charge elsewhere, e.g., beneath buried oxide
- If substrate is insulator, then charge must come from source/drain

Benefits of Lower DIBL & S



- Fully-depleted options
 - Planar: FD-SOI, Bulk with retrograded well
 - 3-D: FinFET or Tri-Gate SOI or Bulk

The Big Deal with Lower DIBL



Higher performance for the same IDsat & IDoff

L. Wei et al, Stanford [17]

© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

Body Thickness for Fully-Depleted



Fully-Depleted Planar on SOI

- a.k.a. ET (Extremely Thin) or UTBB (Ultra-Thin Body & BOX) SOI to refer to very thin SOI and Buried Oxide (BOX) layers
- SOI Si layer is so thin that charge mirroring gate charge comes from beneath BOX





Thin BOX to Suppress SCE



- Fully-depleted alone does not eliminate SCE
- Field lines from drain are still competing for body charge
- If body is fully depleted, these field lines cannot terminate in the body since there's no charge to terminate to → no DIBL
- Charge elsewhere must be nearby or field lines from drain will terminate on source charge ⁽²⁾

Performance Tuning with Backgate Bias



- Like a "body effect" in planar bulk with C_{Si} spanning SOI & BOX
- Backgate bias can modulate both NMOS and PMOS V_{τ} at 80mV/V
- Not option in finFETs but finFET subthreshold slope is better

Fully-Depleted Planar on Bulk





- 1 Low-doped layer for RDF reduction (fully depleted)
- 2 V_{T} setting layer for multiple V_{T} devices
- 3 Highly-doped screening layer to terminate depletion
- 4 Sub-surface punchthrough prevention

Reduced RDF for tighter V_T control & lower SRAM V_{DDmin}



Random Dopant Fluctuation (RDF)



- RDF more prevalent with scaling since number of dopants is decreasing with each MOS generation
- Why does RDF impact magically disappear in fully-depleted?

Auth, Intel [15]

RDF in Conventional MOS

- Back to basics
 - Conservation of charge
 - Electric field lines start at +ve charge & end at -ve charge
- Random locations of dopant atoms
 - Lengths of field lines exhibit variation
 - Integrated field (voltage or band bending) has V_T variation



$$V = -\int E \cdot dx$$

Why Fully-Depleted Eliminates RDF

- In fully-depleted SOI, field lines from gate cannot terminate in the undoped body (no charge there)
 - Mirror charges are localized beneath BOX
 - Lengths of field lines have very tight distribution
 - V_{T} variation is small
 - However, V_T now very sensitive to dimensional variation, e.g., SOI and BOX thickness



Outline

- Motivation
- MOSFET & Short-Channel Fundamentals
- 130nm MOSFET Fabrication
- Strain Engineering (90nm & Beyond)
- High-K / Metal-Gate (45nm & Beyond)
- Fully-Depleted (22nm & Beyond)
- Tri-Gate FinFETs
- Conclusions

What is Fully-Depleted Tri-Gate?

32nm planar



22nm tri-gate



- Channel on 3 sides
- Fin width is *quantized* (SRAM & logic implications)

Hu, UC Berkeley [23] M. Bohr, Intel [24]

© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

Tri-Gate FinFETs in Production

32nm planar

22nm tri-gate



gate

Truly impressive!!!

M. Bohr, Intel [24]

© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers
Conventional Wafer Surface Orientation & Channel Direction



- Wafer normal is (100), current flows in <110> direction
- Tri-Gate FinFET: top surface (100), sidewall surfaces (110)

Mobility Dependence on Surface Orientation & Direction of Current



 Strain-induced mobility boost also depends on surface orientation & channel direction – not as strong for current along sidewalls vs. top of fin

Fin Patterning – Sidewall Image Transfer



Process Flow Summary I

- Example shows tri-gate on SOI but bulk flow is similar
- Pattern fins using SIT
- Deposit/CMP STI oxide
- Recess STI oxide by fin height
- Deposit, CMP & pattern poly

gate oxide on top & both sidewalls of fin



- Deposit spacer dielectric & etch, leaving spacer on gate sidewalls
- Spacer must be removed on fin sidewall



Paul, AMD [26]

© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

Process Flow Summary II

- Recess fins
- Grow Si epitaxially to merge fins together for reduced source/drain resistance
- Induce uni-axial channel strain by growing e-SiGe or e-SiC
- Source/drain dopants come from in situ doping during epi



- Deposit ILD0 & CMP to top of poly
- Do replacement-gate HKMG module
- Deposit & pattern contact dielectric
- Form trench contacts (note overlap capacitance to gate)



Paul, AMD [26]

© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

Some Tri-Gate Considerations

- Field lines of from gate terminates at base of fins
- Fin base must be heavily doped for fin-to-fin isolation
- Dimensional variation of fins
 → device variation
- Current density is not uniform along *width* of device – V_T & S varies along sidewall
- Series resistance vs. overlap capacitance





Pacifying The Multi-V₇ Addiction

- 8 V_T 's typical in 28nm (NMOS vs. PMOS, thick vs. thin oxide)
- Methods of achieving multiple V_T
 - 1. Bias channel length
 - Exploit SCE (V_T rolloff with shorter L)
 - Increase *L* for lower *I*_{ON} & *I*_{OFF}
 - 2. Implant fin body with different dose
 - Field lines from gate must terminate on available body dopants before terminating at base of fin
 - Prone to RDF
 - 3. Integrate different metal gate Φ_M
 - Already 2 Φ_M s in standard HKMG flow
 - More complex integration

Intel 22nm TEM Cross-Sections

Single fin (along W)



Epi merge (along W)



NMOS (along L)



PMOS (along L)



Auth, Intel [27]

© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers

Intel 22nm Performance at 0.8V





Conclusions

- Digital needs will continue to drive CMOS scaling but at slower pace
- Expect new learning in 20nm & 14nm as we cope with fin design & layout
- Exciting time to be designing

References I

- [1] M. Keating, "Science fiction or technology roadmap: a look at the future of SoC design," in *SNUG San Jose Conf.*, Mar. 2010.
- [2] L. Bair, "Process/product interactions in a concurrent design environment," in *Proc. IEEE Custom Integrated Circuits Conf.*, pp. 779–782, Sep. 2007.
- [3] M. Na *et al.*, "The effective drive current in CMOS inverters," in *IEEE Int. Electron Devices Meeting Tech. Dig.*, pp. 121–124, Dec. 2002.
- [4] S.M. Sze, *Physics of Semiconductor Devices (2nd ed.)*, John Wiley & Sons, 1981.
- [5] A. Loke *et al.*, "Constant-current threshold voltage extraction in HSPICE for nanoscale CMOS analog design," in *SNUG San Jose Conf.*, Mar. 2010.
- [6] J. Plummer et al., Silicon VLSI Technology– Fundamentals, Practice and Modeling, Prentice-Hall, 2000.
- [7] R. Bianchi *et al.*, "Accurate modeling of trench isolation Induced mechanical stress effects on MOSFET electrical performance," in *IEEE Int. Electron Devices Meeting Tech. Dig.*, pp. 117-120, Dec. 2002.
- [8] V. Chan *et al.*, "Strain for CMOS performance improvement," in *Proc. IEEE Custom Integrated Circuits Conf.*, pp. 667–674, Sep.2005.
- [9] X. Xi et al., BSIM4.3.0 MOSFET Model User's Manual, The Regents of the University of California at Berkeley, 2003
- [10] J. Faricelli, "Layout-dependent proximity effects in deep nanoscale CMOS," in *Proc. IEEE Custom Integrated Circuits Conf.*, pp. 1–8, Sep.2010.
- [11] J. McPherson, "Reliability trends with advanced CMOS scaling and the implications on design," in *Proc. IEEE Custom Integrated Circuits Conf.*, pp. 405–412, Sep. 2007.
- [12] P. Wong, "Beyond the conventional transistor," IBM J. Research & Development, pp. 133–168, vol. 2-3, no. 46, Mar. 2002.
- [13] www.ICKnowledge.com
- [14] M. Horstmann *et al.*, "Advanced SOI CMOS transistor technologies for high-performance microprocessor applications," in *Proc. IEEE Custom Integrated Circuits Conf.*, pp. 149–152, Sep. 2009.
- [15] C. Auth, "45nm high-k + metal-gate strain-enhanced CMOS transistors," in *Proc. IEEE Custom Integrated Circuits Conf.*, pp. 379–386, Sep. 2008.
- [16] P. Packan *et al.*, "High performance 32nm logic technology featuring 2nd generation high-k + metal gate transistors," in *IEEE Int. Electron Devices Meeting Tech. Dig.*, pp. 1–4, Dec. 2009.

References II

- [17] L. Wei *et al.*, "Exploration of device design space to meet circuit speed targeting 22nm and beyond," in *Proc. Int. Conf. Solid State Devices and Materials*, pp. 808–809, Sep. 2009.
- [18] K. Cheng *et al.*, "Fully depleted extremely thin SOI technology fabricate by a novel integration scheme featuring implantfree, zero-silicon-loss, and faceted raised source/drain," in *IEEE Symp. VLSI Technology Tech. Dig.*, pp. 212–213, Jun.2009.
- [19] T. Skotnicki, "CMOS technologies trends, scaling and issues," in *IEEE Int. Electron Devices Meeting Short Course,* Dec. 2010.
- [20] M. Yamaoka *et al.*, "SRAM circuit with expanded operating margin and reduced stand-by leakage current using thin BOX FD-SOI transistors," *IEEE J. Solid-State Circuits*, vol. 41, no.11, Nov. 2006.
- [21] T. Skotnicki, "Competitive SOC with UTBB SOI," in Proc. IEEE SOI Conf., Oct. 2011.
- [22] K. Fujita *et al.*, "Advanced channel engineering achieving aggressive reduction of V_T variation for ultra-low power applications," in *IEEE Int. Electron Devices Meeting Tech. Dig.*, pp. 32.3.1–32.3.4, Dec. 2011.
- [23] C. Hu, "FinFET 3D transistor and the concept behind it," in *IEEE Electron Device Soc. Webinar*, Jul. 2011.
- [24] M. Bohr, "22 nm tri-gate transistors for industry-leading low power capabilities," in *Intel Developer Forum*, Sep. 2011.
- [25] M. Yang *et al.*, "Hybrid-orientation technology (HOT): opportunities and challenges," *IEEE Trans. Electron Devices*, vol. 53, no. 5, pp. 965–978, May 2006.
- [26] S. Paul, "FinFET vs. trigate: parasitic capacitance and resistance", AMD Internal Presentation, Aug. 2011.
- [27] C. Auth *et al.*, "A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors," in *IEEE Symp. VLSI Technology Tech. Dig.*, pp. 131–132, Jun. 2012.

Acknowledgments

Thanks to the authors of the countless published material used as illustrations in this presentation

The Shoulders I Humbly Stand On



Bob Barnes

Agilent







Tom Cynkar Bucknell Avago

Dick Dowell Avago



Bruce Dovle

AMD









Dennis Fischette

AMD

Intel





Phil Fisher Avago

Mike Gilsdorf Avago







Larry Bair

AMD

Jung-Suk Goo Rick Hernandez GlobalFoundries PMC-Sierra

Mark Horowitz Ron Kennedy Stanford Avado



Takamaro Kikkawa Hiroshima Univ.

Greg Kovacs Stanford



Emerson Fang

Apple

Steve Kuehne LSI





Tom Lee Stanford

John Faricelli

AMD



Justin Leung Ying-Keung Leung GlobalFoundries

Tom Lii ΤI



Joe McPherson TI



Bich-Yen Nguyen Avago



AMD

Sionyx

Charles Moore Michael Oshima Chintamani Palsule Jim Pfiester Avago





Gary Ray Intel







Changsup Ryu Samsung

Krishna Saraswat Stanford

> Matt Angyal IBM

Qi-Zhong Hong TΙ

Wei-Yung Hsu Applied Materials

Andy Wei GlobalFoundries

Slide 85





Soitec



Ray Stephany AMD











Jeff Wetzel SVTC



Martin Wedepohl UBC





Bruce Wooley



© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers







UBC

Tin Tin Wee AMD



Simon Wong Stanford

Stanford

THANK YOU

© Loke et al., 2D to 3D MOS Technology Evolution for Circuit Designers