January 16th, 2020

Thursday January 16, 2020, 6:00-8:00PM
Title:  “Scalable and Productive: Holistic Hardware Optimizations for Machine Learning Acceleration”, Prof. Y. Sophia Shao,  Electrical Engineering and Computer Science, University of California, Berkeley
Location: Texas Instruments Silicon Valley Auditorium
2900 Semiconductor Dr., Building E, Santa Clara, CA 
(Register here)


Date & Time: Thursday January 16, 2020, 6:00-8:00PM

Location: Texas Instruments Building E Conference Center, 2900 Semiconductor Drive, Santa Clara, CA 95051

Directions: TI-BldgE-Auditorium.pdf

Registration Link (Required) :

https://ieeesscsvc200116.eventbrite.com

Registration Fee: FREE, Donation Requested

IEEE SSCS/CAS members: FREE
IEEE members – $5 donation
Non-members – $5

Abstract:

Machine learning systems are being widely deployed across billions of edge devices and datacenter across the world. At the same time, in the absence of Moore’s Law and Dennard scaling, we rely on building vertically integrated systems with domain-specific accelerators to improve the system performance and efficiency. In this talk, I will describe our recent work on building scalable and efficient hardware that delivers real-time and robust performance across diverse deployment scenarios through joint hardware-software optimizations. I will conclude my talk by describing ongoing efforts toward building next-generation computing platforms for real-time machine learning.

Bio:

Prof. Y. Sophia Shao is an Assistant Professor of Electrical Engineering and Computer Sciences at the University of California, Berkeley. Previously, she was a Senior Research Scientist at NVIDIA. She received her Ph.D. degree in 2016 and S.M. degree in 2014 from Harvard University and a B.S. degree in Electrical Engineering from Zhejiang University, China. Her research interests are in the area of computer architecture, with a special focus on domain-specific architecture, deep-learning accelerators, and high-productivity hardware design methodology. Her work has been selected as one of the TopPicks in Computer Architecture, a MICRO Best Paper award, and her Ph.D. dissertation was nominated by Harvard for ACM Doctoral Dissertation Award. She is a Siebel Scholar, an invited participant at the Rising Stars in EECS Workshop, and a recipient of the IBM Ph.D. Fellowship.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Slides

shao-ieee-scv-jan-2020

Video

Pt. 1

Pt. 2

Photos

Welcome

Santa Clara Valley Chapter of the Solid State Circuits Society

Calendar

September 2021
M T W T F S S
 12345
6789101112
13141516171819
20212223242526
27282930  

Next Meeting

“Automatic Generation of SystemVerilog Models from Analog/Mixed-Signal Circuits: a Pipelined ADC Example” – Prof. Jaeha Kim, Seoul National University (SNU)

Search Previous Events