



Security TWG Members:

Sohrab Aftabjahani - Intel Corp., chair Scott List - Sandia National Labs., last chair

Joel Irby – Flex Logix

Ariton Xhafa - Texas Instruments

John Oakley - Semiconductor Research Corporation

Amitabh Das - Advanced Micro Devices

Navid Asadi - University of Florida











TWG Members (from Left to Right)

Sohrab Aftabjahani – Intel Corporation, chair

Scott List – Sandia National Laboratories, founding chair *

Ariton Xhafa – Texas Instruments

Joel Irby – Microsoft

John Oakley – Semiconductor Research Corporation

Amitabh Das – Advanced Micro Devices

Navid Asadi – University of Florida











Security Initiative Working Group Group



TWG chair: Sohrab Aftabjahani, Intel Corporation

Sohrab is a senior staff security researcher and product security expert with the Data Center Group at Intel Corporation. Since 2010, he has been contributing to its state-of-art R&D projects in various roles including senior security researcher, senior DFT engineer, senior digital design and validation engineer, and graphics integration validation engineer. He is a senior IEEE member and a senior ACM member. He authored 39 papers, book chapters, technical reports, and a patent. His PhD is in Electrical and Computer Engineering from the Georgia Institute of Technology.



TWG previous chair: Scott List, Sandia National Laboratories

Scott was the Director of Trustworthy and Secure Semiconductors and Systems (T3S) and Innovative and Intelligent Internet of Things (I3T). Prior to joining SRC, Dr. List was with Intel's Components Research department for 18 years with management responsibilities including university research, nano-metrology development, 3D IC research, advanced interconnect solutions, decoupling capacitor integration, Intel's 45 nm silicon technology roadmap, high frequency measurements/simulation and Cu integration.

















Chapter Outline (2022)

- I. General Cybersecurity Hardware Challenges and Needs
- II. Specific HI Cybersecurity Needs (Expanded)
- III. Specific HI Security Opportunities
- **IV.** General Conclusions









Cybersecurity Attacks / Impacts / Mitigation



| rized access directly at interfaces or through test sms/interfaces Jelayed, unwanted functionality or security (confidentiality, , or availability) compromise, Trojans, etc. | Mitigation Strategy Design for security, interface obfuscation Design validation, parasitic detection, active |
|---|--|
| rized access directly at interfaces or through test sms/interfaces Jelayed, unwanted functionality or security (confidentiality, , or availability) compromise, Trojans, etc. | Design for security, interface obfuscation Design validation, parasitic detection, active |
| delayed, unwanted functionality or security (confidentiality, , or availability) compromise, Trojans, etc. | Design validation, parasitic detection, active |
| | triggering at test or validation, IP/Design/Materials Provenance |
| > secure information such as encryption keys | Making designs SCA-resistant by analyzing side- channel leakage (timing-based, power-based, electromagnetic, acoustic, optical, thermal) of design through simulations to determine the leaky side channels and block them to avoid leakage of sensitive information |
| rized use of aged or production of duplicate or compromised | Secure chip odometers and unique authentication based on Physical Unclonable Functions (PUF) |
| access to secure information including reverse engineering | Sensors which detect intrusion and activate safe mode defaults |
| nising control Flow/Data Integrity with the purpose of bypassing implemented in a design | Fault-tolerant methods to be utilized to increase the robustness of execution and data integrity |
| In of hardware and firmware (including ROM code and micro- determine the functional elements and their interactions to get embedded secrets and to find vulnerabilities and weaknesses o other attacks such as fault attacks, physical attacks, and side attacks, or discover ways for physical tampering or chip eiting | Tamper-proof fixtures and layout obfuscation such as blind/buried vias |
| | rized use of aged or production of duplicate or compromised access to secure information including reverse engineering nising control Flow/Data Integrity with the purpose of bypassing implemented in a design on of hardware and firmware (including ROM code and micro- determine the functional elements and their interactions to get o embedded secrets and to find vulnerabilities and weaknesses in other attacks such as fault attacks, physical attacks, and side attacks, or discover ways for physical tampering or chip eiting |

*photonics Society











First Order Security Impacts to Other TWG

| Associated HIR TWG | First Order Security Impacts |
|---|--|
| Single Chip and Multi Chip Packaging | Additional interface, information flow and authentication concerns |
| Integrated Photonics | SCA of optical fibers requires closer proximity than that for EM SCA |
| Integrated Power Devices | DP SCA at a more local scale is potentially higher in information content |
| MEMS and Sensor Integration | Local sensor integration can better hinder tampering and reverse engineering. |
| RF and Analog Mixed Signal | Major impacts with wireless communication potentially making SCA easier due to EM radiation |
| Materials and Emerging Research Materials | Integration of magnetic materials can better shield EM signal [we can add a reference / active package] |
| Emerging Research Devices | Qubits and entangled communications/emerging NVM can set new security paradigms |
| Interconnect | Major effects from chip interconnectivity possibly increasing attack surface and vulnerabilities (see below) |
| Test | Flexible test methodologies without secure design exacerbate vulnerabilities (see below) |
| Supply Chain | Multiple suppliers for multiple chips necessitates new interface controls (see below) |
| Security Initiative | System design for security is becoming an imperative |
| SiP | Increased proximity and connectivity of chips from diverse suppliers may present increased risks |
| 3D + 2.5D | Testability requires some access to each die. Increased proximity can ease SCA (see below) |
| WLP | Easier access to connectivity of chips may present increased risks |
| Mobile | Increased proximity and connectivity of chips from diverse suppliers may present increased risks |
| ют | Increased proximity and connectivity of chips from diverse suppliers may present increased risks |
| Medical and Health | Life threatening risks need increased security partitioning and fail-safe operation (see below) |
| Automotive | Life threatening risks need increased security partitioning and fail-safe operation (see below) |
| High Performance Computing and Data | High inter-chip bandwidth poses unique security screening challenges |
| Aerospace and Defense | Life threatening risks need increased security partitioning and fail-safe operation (see below) |
| Co-Design and Simulation | System design for security is becoming an imperative (see below) |
| | |















TWG progress – Chapter update

- Updates on Post-Quantum Cryptography based on the most recent NIST announcements
- Updates on Lightweight Cryptography
- Updates on Side-Channel Analysis (SCA) and Fault Injection
- Adding more references to Multi-tenancy Security (FPGAs/GPUs)
- Updates on Security of Interconnects and Supply Chain Security of Chiplets (Universal Chiplest Interconnect Express (UCIe), which is a plug-and-play interconnect at the package level supporting PCIe, CXL, and raw mode)
- Updates on Secure Test/Debug
- New HI Security Pre-competitive Research Areas
- New HI Security/Metrology Roadmap











Updates



Cybersecurity HW Challenges

- Post-Quantum Cryptography (PQC)
 - Sufficient qubit Quantum computers expected to come in a decade -> breaking traditional public key cryptography -> needing quantum-attack secure crypto algorithms.
 - NIST updates: Selected candidates (KEM:Crystal Kyber, DSA: Dilithium Falcon, Shincs)
- Lightweight Cryptography
 - Most lightweight crypto algorithms being standardized by NIST are authenticated encryption ciphers. Suitable for short messages. Can be used for link layer (PCIe/CXL/IDE encryption/authentication. Encryption key rolling is a side-channel attack mitigation for low-cost side-channel countermeasures of the link.
 - NIST updates: ASCON was announced as selected candidate from 10 finalist algorithms and consists of:
 - Authenticated encryption schemes with associated data (AEAD),
 - Hash functions (HAS) and extendible output functions (XOF),
 - Pseudo-random functions (PRF) and message authentication codes (MAC)

















Secure Data Aggregation ...

Updates



Cybersecurity HW Challenges

- Side-Channel Analysis (SCA) and Fault injection
 - Through Power supply, one chiplet can leak information to the other one. Increased coupling capacitance and inductance in HIR could create unwanted side channels. Embedding MEMS into the package as analog sensors can be used as transducers can leak information.
 - Updates: Combined side-channel attacks are getting more popular. Performance related counters are used for SCA. Adding delay to interconnect buses is used to mitigate electromagnetic side-channel attacks.
- Multi-tenancy security (FPGAs/GPUs)
 - One can leak information to the neighboring tenant through power and electromagnetic side-channels. Domain isolation using static/dynamic partial configuration can provide limited mitigations.
 - Updates: More references were added.













TEMPEST: A TIN FOIL HAT ...



Updates



Cybersecurity HW Challenges

- Security of Interconnects and Supply chain security of chiplets
 - Protocols such as (a) IDE for creating secure channels with integrity requirement and (b) SPDM to attest different chiplets on a package. Key management is important for such protocols.
 - Updates: Security of Interconnects and Supply Chain Security of Chiplets (Universal Chiplest Interconnect Express (UCIe), which is a plug-and-play interconnect at the package level supporting PCIe, CXL, and raw mode).
- Secure Test/Debug
 - Test/Debug requires maximum controllability and observability of system (interconnects and components) whereas security requires closing controllability and observability gaps for assets.
 - Updates: Reconciling Test/Debug & Security













Package Interconnect

Design for Test vs Design for Security

NEW



HI Security Pre-competitive Research Areas

| 1 | Trusted architectures and hardware designs | | | | |
|-----|---|--|--|--|--|
| 1.2 | Innovative defense mechanisms against "side channel attacks" and elimination of attack vectors | | | | |
| 1.3 | Cryptographic architectures and designs for either classic security mechanisms or mechanisms to compute on encrypted data, optimized for highly constrained devices, or high-energy efficiency, or high-performance [Light-weight Cryptography] | | | | |
| 1.4 | Security architectures for heterogeneous systems including protection of AI/ML enabled sub-systems and neuromorphic architectures | | | | |
| 1.6 | Hardware design strategies and cryptography methods for Post-Quantum, and privacy-preserving devices | | | | |
| 2 | Security techniques for advanced technologies and packaging | | | | |
| 2.4 | Security of systems using advance packaging technologies like heterogeneous integration [e.g. DFX, Supply Chain, IP Protection] | | | | |
| 5 | Authentication and attestation | | | | |
| 5.1 | Novel approaches to design elements [e.g. links / chiplets] that enable authentication/attestation during design, operation, firmware, operating systems, and throughout the product life cycle (5-20 years) | | | | |
| | SRC Hardware Security (HWS) Call for Research (Research Program Needs 2021) [A Subset chosen interacting with HI Security]) | | | | |

















HI Security/Metrology Roadmap

| | Area | | Sub-area | 2025 | 2030 | 2035 |
|---|---|----|---|--|--|------------------------------|
| 1 | Cryptography + Cipher/Side Channel Strength | a. | Post Quantum(PQ) Cryptography | In 2022, NIST has finalized the list of candidates: CRYSTALS-KYBER, CRYSTALS-DILITHIUM, FALCON, SPHINCS+ (Alternate candidates will be finalized later) | New attacks may be proposed, and new countermeasures may be required if vulnerabilities are identified in the newly-formed standards. Accordingly, some of the algorithms may be replaced. | TBD |
| | | b. | Lightweight(LW) Cryptography | NIST may give the list of candidates to be finalized. | New attacks may be proposed, and new countermeasures may be required if vulnerabilities are identified in the newly-formed standards. Accordingly, some of the algorithms may be replaced. | TBD |
| | | c. | Side Channel Attacks (SCAs) | Some PQ and LW crypto candidates have inherent side- channel countermeasures or may provide enhancements with existing side-channel mitigations. Even now, new SCAs & new mitigations have proposed targeting GPUs and AI accelerators. | Will have better visibility on attacks and propose practical countermeasures for attacks on CPUs, GPUs FPGAs and accelerators (including AI). | TBD |
| 2 | CAD for Security | a. | Tools for automation of security assurance of IPs in context of ASIC/FPGA | EDA tools with basic features (+ pre-Si side channel analysis) Standards for security specification (like IEEE P3164) will be out and EDA tools to support them will be developed. | EDA tools with advanced features and enhanced scalability. Standards for security specification will get mature and EDA tools to support them will be developed. | TBD |
| | + Quality of Assurance | b. | Integrated DFX and Security analysis Tools: | EDA tools with basic features. Standards for security specification will be out and EDA tools to support them will be developed. | EDA tools with advanced features and enhanced scalability. Standards for security specification will get mature and EDA tools to support them will be developed. | TBD |
| 3 | Packaging | a. | Packages supporting EM shields | Simple forms of such packages are being developed. | Advanced forms of such packages will be developed to mitigate SCA and physical attacks. | TBD |
| | - Quality of Security | b. | Active Interposers | Simple forms of such interposers are already out. | Advanced forms of such interposers will be developed to mitigate SCA and physical attacks. | TBD |
| | IEEE | | *photonics | | ASME | RON ES TY [®] |



New Challenges and Innovations

- Threat Modelling of HI Systems
- New attacks on Post-Quantum/Lightweight Cryptography final/candidate standards and their mitigations
- New Physical attacks, Fault-injection attacks, and Side-Channel attacks in the scope of the HIR and their mitigations
- Multi-tenancy trend of using FPGAs, GPUs (in general XPUs) to build accelerators in Clouds and High-Performance Computing and its security aspects
- Security of Chiplet interconnects (including new and future standards)
- Design for Test and Test of Heterogenous Integrated Systems and its interactions with security















Cross TWGs Collaborations

- Not direct collaboration with other TWGs this year but indirect collaboration through academic collaboration with an army of security researchers. Still open to direct collaboration with other TWGs in 2023.
- Professor Navid Asadi and his research team reviewed HIR chapters with the intend of learning and determining security gaps to influence our direction for updating the Cyber-Security chapter in 2023.
- Several professors at the University of Florida (Mark Tehrani-Poor, Farimah Farahmand, etc.) and their research team that interact with the TWG chair (Sohrab) through <u>SRC</u> <u>Hardware Security program</u> have reviewed and/or influenced the Cyber Security chapter through their publications and our regular discussions.
- Collaboration with <u>NIST Microelectronic and Advanced Packaging Technologies (MAPT)</u> <u>Roadmap</u> participants (from industry, government, and academia) with the main focus on TWG B(Application Drivers & System Requirements) and Crosscut VI (Security and Privacy)















Events or activities in the industry

- Workshop: <u>Secure Heterogeneous Integration Workshop</u>, May 1st, 2023 at the <u>IEEE</u> <u>International Symposium on Hardware Oriented Security and Trust (HOST)</u> by the University of Florida Professors (Mark Tehranipoor and Farimah Farahmandi)
- <u>Heterogeneous Integration Challenges and Opportunities in 5G / 6G era at the IEEE</u> <u>International Conference on PHYSICAL ASSURANCE and INSPECTION of ELECTRONICS</u> (PAINE) 2022 by Dr. Yong-Kyu Yoon, University of Florida
- Heterogeneous Integration / Challenges with CHIPS Act at the <u>IEEE International</u> <u>Conference on PHYSICAL ASSURANCE and INSPECTION of ELECTRONICS (PAINE)</u> 2022 by Sultan Lilani, Integra Technologies
- Parallel Road mapping Effort: <u>NIST Microelectronic and Advanced Packaging Technologies</u> (<u>MAPT</u>) Roadmap – Sohrab and Amitabh contribute to its TWG B(Application Drivers & System Requirements) and Crosscut VI (Security and Privacy)
- <u>ToSHI Towards Secure Heterogeneous Integration: Security Risks, Threat Assessment,</u> <u>and Assurance</u> by Professors of the University of Florida(Mark Tehranipoor, Farimah Farahmandi, Navid Asadi) and their team













NIST Microelectronic and Advanced Packaging

- MAPT Roadmap Technical Working Groups
 - TWG A: Workforce Development
 - TWG B: Application Drivers & System Requirements
 - TWG C: Advanced Packaging & Heterogeneous Integration
 - TWG D: Digital Processing
 - TWG E: AMS Processing
 - TWG F: Photonics & MEMS
- Crosscuts
 - Crosscut I: Manufacturing and Process Metrology
 - Crosscut II: Sustainability & Energy Efficiency
 - Crosscut III: Design, Modeling, Test, and Standards
 - Crosscut IV: Supply Chain: Materials, Chemicals, Substrates
 - Crosscut V: Security and Privacy













"Advanced Packaging, along with 3D monolithic and heterogeneous integration, will be the key enabler of the next microelectronic revolution. In fact, advanced packaging+3D is becoming the equivalent of transistor of the 2D Moore's Law era. This initiative closely aligns with SRC's Decadal Plan, which stresses the urgency of increased research funding in this area. "

Source: <u>NIST Microelectronic and</u> <u>Advanced Packaging Technologies</u> (MAPT) Roadmap



Modernizing our Collaboration Space

- Created a Workgroup Space for HIR Cybersecurity WG
- Professor Navid Asadi, University of Florida, allocated a Microsoft-Teams space to our TWG. It is owned by an academic entity vs participants from Industry who might have limitations on allowing access to their competitors and protect their IPs. It allows access to the space while keeping the Microsoft Teams space of the companies/organizations separate.
- This model allows creating access-controlled channel for discussions on various topics.
- The workspace is managed by Navid. The content is maintained by our TWG. University of Florida IT maintains its supporting IT infrastructure.
- We propose other TWGs to create similar working spaces or create one for all TWGs of the HIR through the University of Florida (if they agree) or other academic research centers or organizations.













General HI Security Conclusions

- HI-induced changes in interconnect geometrical layouts, increases in the number of connections and bandwidth between chips, complexity in system test protocols, and supply chain diversification and encryption key access, present major challenges to cybersecurity.
- HI system security advances using evolutionary changes will only provide marginal benefits.
- A system-level design for security approach will be needed to mitigate these threats and will require close interactions between chip designers, chip manufacturers, system integrators and system level EDA tool vendors.
- Full cooperation in the system-level design for security can use the multi-chip and diverse supplier nature of HI to actually enhance the system security.













HI Security Call to Action

To achieve these close interactions between HI chip designers, chip manufacturers, system integrators and system level EDA tool vendors:

- 1) We must quantify potential benefits of HI system level security threat mitigation strategies versus associated performance, power and area costs.
- 2) Initially, HI chip vendors with the advanced security features at their interfaces will provide a differentiating competitive advantage.
- 3) Eventually, all HI chips will require these advanced security features, i.e. design for security will become a requirement.













Backup Slides

- Securing Information Flow
- Die-level Isolation by Security Controller
- Split Manufacturing Concept
- EM Side Channel Attack Resistance
- Security for Test/Debug Modes
- Physical Assurance for HI Packaging Supply Chain Attack Classes
- Physical Assurance for HI Packaging Taxonomy of physical inspection for material and structure characterization













Securing Information Flow



Texas Instruments Literature Number: SNOA287. [Online]. Available <u>http://www.ti.com/lit/an/snoa287/s</u> <u>noa287.pdf</u>.



Differentiating Features

Multiple (2) die,
T2T uBumps,
TSV's,

R. Radojcic, More-than-Moore 2.5D and 3D Sip Integration, Springer, 2017.

Control of Information Flow:

- Signals with integrity requirements should pass between dies using hash-based message authentication code techniques.
- Signals with both integrity and/or confidentiality requirements should pass between dies using authenticated encryption protocols.

Techniques to Improve Security against Physical Attacks

- Anti-tampering sensors should be designed and implemented into dies to notify the security control/ monitoring unit when a system has been depackaged.
- Active and passive shields can be designed for and implemented into dies to avoid probing attacks.
- A subset of wire interconnects used in dies can be designed in packages similar to split manufacturing techniques.













Die-level Isolation by Security Controller



- Security controller die needs to authenticate all other dies and provide secure communication among them.
- Security controller controls each component die's access to power to provide for isolation control and monitor power profile versus expectation.
- Monitors metadata (energy, clock cycles, or EM) for algorithm for unusual activity.
- Pins can be dynamically reconfigured as input/output or bi-directional to enhance isolation.



FF









Split Manufacturing Concept

J. Dofe, et. al., Proc. Great Lakes Symposium on VLSS, pp. 96-74, May 2016.

- Use interface obfuscation in the package or 3D stack similar to split manufacturing on wafer.
- Does not suffer from additional testability, yield and cost issues associated with the partitions on wafer.

Plane 1

• Use each interface to obfuscate pin layouts and system functionality.

Plane 1

(a)

- Pin assignments and routing can be controlled by encrypted keys known only to the system integrator.
- Need to design for obfuscation at the package or 3D stack level to maximize effectiveness.





(b)



(c)

Plane 1







EM Side Channel Attack Resistance



- Efficient simulations of EM signatures for side channel attack vulnerability.
- Feedback to design layout to obfuscate EM patterns, i.e. non-uniform power/ground spacings.
- Efficient approaches to include full-wave simulations beyond traditional TL simulations for the most sensitive traces.
- Program level to randomize operations, algorithm level to reduce EM leakage, and protocol level to limit attacker access with a given key.

A. Kumar, C. Scarborough, A. Yilmaz and M. Orshansky, 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Irvine, CA, 2017, pp. 123-130.













Security for Test/Debug Modes

- Tests
 - Functional
 - Structural (Random logic (gates, transistors, wires, etc), Embedded memories (SRAM arrays)
- Inputs come from Automatic Test Equipment (ATE). Results sent back to ATE.
- Testing can be use for reverse engineering of the logic (IP theft).
- Logic locking is used to thwart this attack trading area and static power off for security.
- Multiple Input Signature Registers (to compact test output) can be used to capture a known predictable signature for a fault free circuit. For die-stacks, it prevents other dies from having access to the test results of a die; however, it makes defect diagnosis difficult.
- P2929 Scan Dump Uses MBIST array dump. Access control to restrict access to the dump w/ possible secrets fuses to disable the access. Fuse override for RMA (part returns)
- IEEE 1149 (JTAG), IEEE 1687 ((jJTAG), IEEE 1500, etc. iJTAG has the concept of Segment Inclusion Bit (SIB) to include a segment in the chain. Attackers can determine the positions of the bits to enable them by experimentation to unlock a segment.
- RTL level security validation is mostly blind to the DFT inserted into the circuit in physical design space. CAD tools to analyze the final circuit for security can help mitigate possible security risks.

















Physical Assurance for HI Packaging

- Taxonomy of physical inspection for material and structure characterization



