




Co-Design for Heterogeneous Integration

Jose Schutt-Aine


Co-Chair: Chris Bailey



Co-Design for HI



- Focus on minimizing **energy** and **delay**
- Identify and address conflicting requirements,
- Take advantage of novel interconnect technologies
- Leverage from AI methodologies
- Address design and computational complexity



Research Needs




- **Co-Design for HI Challenges**


- Chiplet-based design
- Interconnection schemes, D2D Interfaces
- Brain-inspired architecture
- Multiphysics modeling and simulation
- AI/ML design approach




Traditional Co-Design



CHIP



PACKAGE




BOARD

- Transistors
- Nonlinear
- SPICE
- Scaling with tech

- Interconnects
- Linear
- EM Tools
- Scaling with λ

- Transmission lines, sensors
- Linear+Nonlinear
- EM Extraction, SPICE, IBIS,...
- Scaling with λ




Chiplets and HI



• Multilevel Power Distribution

- Chiplets advantageous
- Boundary between chip and package is blurred
- Concurrent design is necessity
- SI/PI, multilevel frequencies
- System-level verification challenging




5/20

HI – The Interconnect Challenge




“There are many solutions and techniques for improving transistors; options for improving interconnects are very few...”



Challenges

- Signal/power integrity
- Thermal effects
- IR Drop
- Power dissipation
- High I/O count
- Reliability
- Security
- Environment
- Architecture




Chiplet-Based Assembly - Uncertainty



• SI/PI Under Uncertainty

- Dice shifted and rotated
- Can be tolerated to increase yield
- Misalignment can cause failure
- Multiphysics modeling and simulation
- Random and stochastic




7/20

I/O Channel Design



• D2D Interfaces

- Bunch of Wires (BoW)
- Universal Chiplet Interconnect Express (UCIe)
- Initial specifications released
- Development still under way
- Focus on best practices for SI/PI




Brain-Inspired Computing



- **New Architecture**

- Near/In-memory computing
- Architectural motifs
- Breakup functional circuits into tiles
- Speed and energy advantages



9/20

Intelligent/Active Interposers




- **Components**

- Neural TSVs
- Neuroprimitives
- Smart materials
- Reconfigurable devices


- **Viable Platforms for**

- Tunable PDN
- HI of logic, memory
- PLL, equalizers




10/20

Multi-Physics Co-Design




11/20

Thermal-Aware Co-Design




12/20

Multiphysics & MOR



13/20

AI/ML for System-Level




14/20

Conclusions



- **Chiplet PDN - Higher level of complexity**
- **Can only be resolved by Co-design**
- **Novel technologies will enable inception**
- **Make use of AI and ML techniques**
- **Will help achieve performance**
- **Faster time-to-market**



15/20