

# Photonics TWG update

**Chair Bill Bottoms MTS** 

Co-Chair Amr S Helmy University of Toronto

2023















## Select Outcomes - Photonics TWG Chapter

- Where can photonics advance bandwidth density in interconnects
- Where can photonics advance high performance computing
- Where can photonics advance Data Centers









#### Co-Integration GF CLO45

- Data rate limited by clocking circuitry. Clock distribution circuits limit the maximum reliable speed clock
- Using quarter-rate clocks in NRZ (most efficient architecture Today) it is possible to achieve 25Gb/s for ~6dB loss @ 12.5GHz ~2pJ/b
  - VDD: 850mV +/- 6% 799mV
  - Temperature range: -40, 65 and 125
  - CLK Fmax: 14GHz WC SSLLLL









#### Co-Integration GF CLO45

Balanced Resonant PDs  $DV_{DD} = 0.8V$  $\overline{AV}_{DD} = \overline{1.2V}$ Ayar Labs : tested chiplet with 8 macros x  $8\lambda$  x 25Gb/s NRZ Comparator V<sub>PD</sub> SR latch || Retiming logic Post-amp PD-1 (MSA) D, upto AIB interface FF (~4pJ/b without laser) Main TIA AV<sub>DD</sub> –∘Clk člk DAC Dummy TIA D. **Ranovus** : tested chiplet up to w equalization. Using 22nm PAM4 interface for 100Gb/s per  $\lambda$ . (2.5pJ/b without laser)  $V_{\text{PD2}}$ PD-2 Clkb ter **Lightmatter**: tested chiplet with <sup>Jer</sup> 32 macros x 32Gb/s NRZ before UCIe (~2pJ/b without laser) C. Digital backend: DeSer, BERT, 9-bit PDM and Thermal tuning 🗸 -Clk  $C_{F} = 1pF$ Pre-Drivers Heater Drivers Clock buffers Luminous: (NA) ⊸ Clk Clk<sub>in+</sub>⊠-CML Rx (b) +distb n/w 5 GHz Clkb Clk. \*photonics EEE IEEE semi ECTRONICS CKAGING ECTRON EVICES SOCIETY

ous

## Optically Capable Interposer









### **TMATTER Optical Capable Interposers**

#### Solutions LM is Driving

A variety of applications



## **Optical Capable Interposers**



#### Passage<sup>™</sup> Alpha Link Performance

Model, loss, and data rates

32 links per tile, 32 Gbps per link (NRZ), 48 Tiles -> 48 Tbps



#### Link Characteristics

- 32 Gbps per channel NRZ
- 5 mW laser power at each Tx
- 0.5 dB/cm waveguide loss
- 0.08 dB per MZI
- 0.028 dB per crossing
- 0.004 dB per reticle crossing
- 1.1 A/W detectors





#### AMD Instinct MI300 (AI-HPC)

#### **Application Driver**

- ChatGPT model requires 175B parameters ~ at 32b = • 700GB or 5.6Tb of storage
- ChatGPT will require 20 dies of 32GB HBM •

128GB HBM3 / 8 dies 16GB per die @6.4Gbs - 3pJ/b?) 16 x 64-bit channels  $\rightarrow$  819.2GB/s  $\rightarrow$  6.5Tb/s per die!  $(1^{2}ns latency) \rightarrow vertical cache!$ 



According to AMD, MI300 is comprised of 9 5nm chiplets, such a on top of 4 6nm chiplets. The 5nm chiplets are undoubtedly the compute logic chipets – i.e. the CPU and GPU chiplets – though a precise breakdown of what's what is not available.





FIGURE 26: The DRAM data BW growth. LPGDDR: low-power GDDR; WIO: wide 1/O.



#### Data Centers



Rakesh Chopra, Cisco Systems

OUS ADMAP

#### Data Centers.

#### Rakesh Chopra, Cisco Systems





#### Conclusion

Integrated photonics is NOW REPLACING CMOS

- delivering the low power, low cost, low latency and increased bandwidth density and performance required to meet the demands of the data and data traffic explosion that will continue rapid growth.

The physical bandwidth density needed

- to support big data, data analytics, artificial intelligence and neuromorphic & quantum computing is increasing exponentially.

This will only be possible by getting optics / logic in the same package















#### Thank You

- Please get involved
- Emails us or leave comments
- <u>a.helmy@utoronto.ca</u>

#### Integrated Photonics TWG Membership

- Bill Bottoms Chair
- Amr Helmy Co-Chair
- Guillermo Carpintero-del-Barrio
- Thomas Brown
- Mayank Bulsara
- David Butler
- Benjamin Fasano







- Matthew Grandbois
- Thomas Marrapode
- Lei Shan
- Mingxui Sun
- Ravi Tummidi
- Ehrenfried Zschech
- Lei Wang





