# Heterogeneous Integration Platform for Next Generation Computing

EVP, Advanced Package(AVP) Business Samsung Electronics

### "Road to Beyond Moore"

#### Moonsoo Kang, Ph.D.



# Contents

### Introduction

### Samsung AVP's Beyond Moore Platform

- HI Platform Overview
- Platform's Value and Roadmap

**Technical Challenges** 

Heterogeneous Integration Eco System



# Introduction



# "Beyond Moore"

Increased need for new solutions due to slowdown of Moore's Law and the computing power solutions





# 3 Challenges



Moore's law slowdown caused by technical difficulty while cost continue to increase

## Performance

Power efficiency and bandwidth are limited by physical constraint of chiplets

### Memory BW

Bottle-neck of System Performance is Memory Bandwidth



# Why We Need "Beyond Moore"





### Heterogeneous integration to mitigate development cost and to improve performance

### Die Size Challenge

Increases of Die Size due to needs for high performance

Die Size Increases Over Time in Server CPUs and GPUs



Die Size Increasing at an Unsustainable Rate

(AMD, Hotchips 2019)



# How "Beyond Moore" Can Make it Better

Heterogeneous integration to mitigate development cost and to improve performance

### Inter Chiplets Challenge



• 28nm, Ground-ref., Single-ended, Organic PCB

- 45nm SOI, Differential, Cu on Si
- 32nm, Differential, 32AWG cable

- 14nm SerDes, PCB
- 14nm HBM

reduction

(Source: DARPA, Standard interfaces)

### **Performance Enhancement**



Fine pitch & massive interconnect







# How "Beyond Moore" Can Make it Better

Heterogeneous integration to mitigate development cost and to improve performance

### Memory BW Challenge

Bottle-neck of System Performance is Memory Bandwidth

Performance Growth Compute vs. DDR Bandwidth



High Volume Memory stack







LLC DRAM die stacked logic

\* LLC : Last Level Cache design by Samsung

LLC



## **AVP Business Launched**

- Launching a new advanced package(AVP) business unit for the increasing importance of Advanced Packaging
- Provides flexible services to customers leveraging Samsung semiconductor's synergy platform





## **AVP Business Launched**

- Launching a new advanced package(AVP) business unit for the increasing importance of Advanced Packaging
- Provides flexible services to customers leveraging Samsung semiconductor's synergy platform



### **AVP Business Model**



Samsung SiP Platform Ultimate System-in-Package Provider: Flexible Service + Synergy Platform



# Samsung AVP's Beyond Moore Platform



# Samsung AVP Heterogeneous Integration Platform





# Low Power Memory Integration Platform

Fan-Out Package provides size, thickness and thermal performance benefits



- •





 Enabling smaller form factor with fine pitch interconnection Minimizing PKG thickness without substrate Enhancing thermal performance with thicker die



# Low Power Memory Integration Platform Roadmap

Samsung provides panel and wafer level Fan-Out package solutions



- •





### FOPLP : In Mass Production(Since 2018)

- PKG Size :14.6 x 14.1mm2 , PKG Height : 0.58mm, Chip T : 0.25mm, L/S: 5/5um, Bump Pitch: 90um - Status : Wearable AP(w PMIC, `18~), Premium AP(`22~)

#### FOWLP : In Mass Production(`23.4Q)

- PKG Size : 14.0 x 15.4 mm<sup>2</sup> , PKG Height : 0.47mm, Chip T : 0.21mm

#### Technical Roadmap

	Current				
RDL L/S	2/2um		1/1um		
Bump Pitch	90um	≤75um			
PKG Thickness	0.35mm	0.33mm			



# Wide I/O Memory Integration Platform

- LLW DRAM Application : Low Latency, High Bandwidth, and High Power Efficiency Benefits
- RDL based lateral multi-chiplet integration
  - Higher I/O population
    - more bandwidth \* 128GB/s(2.0Gbps/pin)
  - TSV-less solution
    - Cost competitiveness \* From Si interposer to RDL Interposer or Substrate replace





I/O number

Up to LP5x x64 (FBGA)



#### Bandwidth

Up to <u>vs Si Interposer</u>

**PKG cost** 



# **High B/W Memory Integration Platform I**

I-CubeS (Si-Interposer)



#### I-Cube12 (12x HBM)\*

\*To be qualified in 4Q'24

- Horizontal multi-die integration Largest (85x85mm<sup>2</sup>) package size
- Ultra high routing & I/O density Fine pitch routing (0.4um/0.4um) & I/O (40um) scalability
- Interposer capable of Integrated Silicon Capacitor (ISC) High power support

Up to vs GDDR6

Capacity



I/O Density



Bandwidth



# **High B/W Memory Integration Platform II**

I-CubeE (Embedded Si-bridge RDL Interposer)



![](_page_16_Picture_7.jpeg)

# High B/W Memory Integration Platform Roadmap

I-Cube enables larger interposer, more HBMs and multi-die for AI/Date center applications

![](_page_17_Figure_2.jpeg)

	Cu	rent	
Bump pitch	40um	25um	
erposer size	3х	4x reticle size	
nterposer C4 pitch	150um	125um	
#of HBM	8x HBM	SOC+12xHBM	
ckage size	85x85 mm²	100x100 mm <sup>2</sup>	130x130 mm²

![](_page_17_Picture_6.jpeg)

# **ISC Solution (Integrated Silicon Capacitor)**

- ISC leads to Decoupling Cap competitiveness in component level
  - PDN improvement : More power noise reduction is possible
  - Low ESL&ESR
  - High Insertion Ratio
- ISC Production ramp-up with Cap density(1,350nF/mm<sup>2</sup>) in '24 3Q
  - ISC Interposer can be powerful decap solution for 2.5D customers

![](_page_18_Picture_7.jpeg)

![](_page_18_Figure_13.jpeg)

#### Si Interposer + ISC

![](_page_18_Picture_15.jpeg)

![](_page_18_Picture_17.jpeg)

![](_page_18_Picture_19.jpeg)

![](_page_18_Picture_20.jpeg)

# Future High B/W Memory Integration Platform

Memory and Logic in highly integrated SiP for next generation of HPC applications

![](_page_19_Figure_2.jpeg)

Cache DRAM

Logic die (+B-die)

![](_page_19_Picture_6.jpeg)

**Power Efficiency\*** 

60%

Latency

0%

![](_page_19_Picture_10.jpeg)

# Logic 3D IC Platform

### µBump(TCB)

![](_page_20_Picture_2.jpeg)

- In Mass Production (Since 2016)
  - A few tens of millions(HBM)
- Lower cost than HCB

### **Bumpless(HCB)**

![](_page_20_Picture_7.jpeg)

- Higher interconnection density (Bumpless HCB)
  - Bandwidth & Thermal gains

Up to Vs µBump

Bandwidth

**Allowable Power** 

![](_page_20_Picture_19.jpeg)

 Vertical stacking format (Die disaggregation)

Smaller Footprint (Die placement area)

![](_page_20_Picture_22.jpeg)

**Foot Print** 

![](_page_20_Picture_25.jpeg)

# Logic 3D IC Platform Roadmap

![](_page_21_Figure_2.jpeg)

![](_page_21_Figure_3.jpeg)

### X-cube can integrate any configurations of logic-logic stacking optimized for performance

	Current		
ump Pitch	25 um	21 um	<21um
D density	1,600 Bump/mm <sup>2</sup>	2,260 Bump/mm <sup>2</sup>	>2,260 Bump/mm <sup>2</sup>
Silicon hickness	40um	<40um	
ss Product.		AP, XR	TBD

#### **% '16, HBM2 & '18, CIS-3Stack MP**

	Current			
PAD Pitch	4um	3um	≤ 2um	
D density	62,5K PAD/mm <sup>2</sup>	110K	>250K	
Silicon hickness	10um	<10	<10um	
ss Product.	HBM		AP	

![](_page_21_Picture_10.jpeg)

![](_page_21_Picture_11.jpeg)

![](_page_21_Picture_12.jpeg)

# Technical Challenges

![](_page_22_Picture_2.jpeg)

# **Technical Challenges**, PSI(Power and Signal Integrity)

PSI Challenges in Heterogeneous Integration

![](_page_23_Figure_2.jpeg)

![](_page_23_Figure_3.jpeg)

#### **Power Integrity Challenges**

- IR Drop by High-Power Logic Operation( >1kW)
- Jitter Noise due to Power Coupling Noise

Solution: Integrated Silicon Cap, Integrated VR

#### Signal Integrity Challenges

- Signal Degradation for Higher Speed IP (SerDes 112Gbps)
- Crosstalk Noise by Design Complexity
  - Solution: Design Methodology, Low-loss Material

![](_page_23_Picture_14.jpeg)

# Technical Challenges, Thermal Congestion Issue

Thermal Management Challenges in Heterogeneous Integration

![](_page_24_Picture_2.jpeg)

**Multi-Chip Implementation** 

- Different Thermal Limits
  - : Logic Die vs Memory Die
- Thermal Crosstalk
  - Solution: Thermal Aware Design

2.5D PKG

![](_page_24_Picture_9.jpeg)

**1** Thermal Crosstalk 2 Accumulated Heat Flow in 3D-IC

#### **3D Multi Stack Implementation**

- Accumulated Resistance •
- Accumulated Heat
  - Solution: Joint Thermal Enhancement Thermal Aware Design

![](_page_24_Figure_18.jpeg)

![](_page_24_Picture_20.jpeg)

![](_page_24_Picture_21.jpeg)

![](_page_24_Picture_22.jpeg)

![](_page_24_Picture_23.jpeg)

![](_page_24_Picture_24.jpeg)

![](_page_24_Picture_25.jpeg)

![](_page_24_Picture_26.jpeg)

![](_page_24_Picture_27.jpeg)

# Heterogeneous Integration Eco System

![](_page_25_Picture_2.jpeg)

# Heterogeneous Integration Eco System

 Collaboration between Partners' Specialty & Samsung AVP's HI Platform to overcome the rising challenges of semiconductor

![](_page_26_Figure_2.jpeg)

![](_page_26_Picture_6.jpeg)

![](_page_26_Picture_7.jpeg)

![](_page_26_Picture_8.jpeg)

![](_page_27_Picture_0.jpeg)

# Thonk you

![](_page_27_Picture_4.jpeg)