


# 3D Packaging for Superconducting Qubits

Rabindra N. Das

May 13<sup>th</sup>, 2021

MIT-LL Quantum Information and Integrated Nanosystems Group



This research was funded in part by the Office of the Director of National Intelligence (ODNI), Intelligence Advanced Research Projects Activity (IARPA) and Defense Advanced Research Projects Agency (DARPA) under Air Force Contract No. FA8702-15-D-0001. The views and conclusions contained herein are those of the authors and should not be interpreted as necessarily representing the official policies or endorsements, either expressed or implied, of the ODNI, IARPA, DARPA, or the U.S. Government.



1951-2021

**LINCOLN LABORATORY**  
MASSACHUSETTS INSTITUTE OF TECHNOLOGY



# Acknowledgements



## MIT Lincoln Laboratory



We're hiring!  
[www.ll.mit.edu/careers](http://www.ll.mit.edu/careers)

## MIT Engineering Quantum Systems (EQuS)



**Leadership:** John Hybl, William Oliver, Mollie Schwartz, Jonilyn Yoder, Andrew Kerman, Danna Rosenberg, John Rokosz, Michelle Sibiga, Barbara Santorella, Erin Jones-Ravgiala, Lynn Clifford

**Measurement and packaging:** Jeff Birenbaum, Greg Calusine, David Conway, John Cummings, Rabindra Das, Rich D'Onofrio, Evan Golden, Tom Hazard, Cyrus Hirjibehedin, David Holtman, Gerry Holland, Karen Magoon, Lee Mailhot, Jovi Miloshi, Peter Murphy, Gabriel Samach, Kyle Serniak, Arjan Sevi, Chris Thoummaraj, Shireen Warnock, Steve Weber, Terry Weir

**Fabrication & 3D integration:** Mike Augeri, Peter Baldo, Vlad Bolkhovsky, Alexandra Day, Mike Hellstrom, Bethany Niedzielski, Lenny Johnson, David Kim, Jeff Knecht, John Liddell, Justin Mallek, Alex Melville, Brenda Osadchy, Ravi Rastogi, Marcus Sherwin, Corey Stull, David Volfson, Donna-Ruth Yost, Scott Zarr

**Theory, Simulation, & Design:** Sam Alterman, Andrew J. Kerman, Kevin Obenland, Mike O'Keeffe, Meghan Purcell-Schuldt, Marcus Sherman, Chad Stark, Wayne Woods

**Leadership:** William Oliver, Simon Gustavsson, Terry Orlando, Joel Wang, Chihiro Watanabe

**Postdocs:** Jochen Braumüller, Patrick Harrington, Agustin Di Paolo, Morten Kjaergaard, Antti Vepsäläinen, Roni Winik

**PhD students:** Aziza Almanakly, Junyoung An, Charlotte Bøttcher, Leon Ding, Ami Greene, Bharath Kannan, Amir Karamlou, Rebecca Li, Benjamin Lienhard, Chris McNally, Tim Menke, Sarah Muschinske, Jack Qiu, David Rower, Gabriel Samach, Youngkyu Sung


**Master's Student:** Cole Hoffer

**Undergraduates:** Matthew Baldwin, Thomas Bergamaschi, Grecia Castelazo, Thao Dinh, Elaine Pham




# Computing Development Timeline

## Classical (Electronic) Computing



## Quantum Computing



**Quantum computing is transitioning from scientific curiosity to technical reality**

- Scientific discovery phase (2000-2015)
- "Bigger science" & engineering (2015-present)



# Worldwide Investment in Quantum Computing

(not an exhaustive list)



## Canada

- Inst. for Quantum Computing (2002)
- Inst. Quantique (2015)



## United States

- Joint Quantum Institute (2007)
- Joint Center for Quantum Info & Computer Science (2014)
- Federally funded laboratories
- Multi-agency government investments

## Singapore

- Research Center on Quantum Information Science and Technology (2007)

## Europe

- Austria: Institute for Quantum Optics and Information (2003)
- Netherlands: QuTech (2014)
- United Kingdom: National Quantum Technologies Program (2014)
- EU: Quantum Flagship (2016)

## Japan


- Gate-based QC
- Coherent computing: ImPACT program
  - Universities (Tokyo, Osaka, Kyoto, ...)
  - Govt. labs (NICT, NII, NTT, RIKEN, ...)
  - Industry (Mitsubishi, NEC, Toshiba, ...)

## China

- Key Lab, Quantum Information, CAS (2001)
- Key Lab, Solid-State Microstruct. (2004)
- Satellite quantum communication (2016)

## Australia

- ARC Centers of Excellence
  - Center for Quantum Computing Technology (2000)
  - Engineered Quantum Systems (2011)
- CommBank – Telstra – UNSW (2015)



Potential value of quantum computing for economic and information security is driving significant worldwide investment – currently estimated at \$100's Million / year

- Superconducting qubits
- Ion trap qubits
- Semiconducting qubits
- Quantum optics
- NV centers



# Outline

---

- **Introduction**
- **3D integration Approach**
- **Superconducting multi-chip module (S-MCM)**
- **Flip-Chip Qubit**
- **Semiconductor Vs Superconducting Packaging**
- **Summary**

# Why is a Quantum Computer Potentially So Powerful?

## Classical Computer

## Quantum Computer


Logic element

“Bit” : classical bit  
(transistor, spin in magnetic memory, ...)

“Qubit” : quantum bit  
(any coherent two-level system)


State

0 “Or” 1




Computing

- N bits: **One of  $2^N$  possible N-bit states**  
**000, 001, ..., 111** (N = 3)
- Change a bit: **new calculation** (classical parallelism)



- N qubits:  **$2^N$  components to one state**  
 **$\alpha|000\rangle + \beta|001\rangle + \dots + \gamma|111\rangle$**  (N = 3)
- Quantum **parallelism & interference**



Quantum computers encode information in a fundamentally different way than classical computers

MIT Technology Review

Log in / Create an account Search

Topics+ The Download Magazine Events More+

Subscribe


This is banking built for life. [Learn more](#) [firstpublic.com/innovators](#)

First Republic

QUANTUM COMPUTING | NEWS

## Intel unveils 49-qubit superconducting chip

18 Jan 2018



Intel's 49-qubit Tangle Lake quantum processor (Courtesy: Intel)

Intel has announced the design and fabrication of a 49-qubit superconducting quantum-processor chip at the Consumer Electronics Show in Las Vegas. Speaking at the conference Intel chief executive Brian Krzanich introduced "Tangle Lake"; a quantum-processor chip operates at extremely low temperatures. The device takes its name from the Tangle Lake frigid chain of lakes in Alaska, and is a nod to quantum entanglement.


Tangle Lake is designed to store and process quantum information in qubits that are superconducting circuits. Krzanich said that the chip is an important step towards developing quantum computers that could quickly solve mathematical problems involved in some of society's most pressing issues – from drug development to climate forecasting.

### Large-scale integration

He also announced progress in Intel's research on spin qubits, which have qubits based on the spin states of single electrons. While superconducting chips tend to be relatively large, spin-qubits could be miniaturized using well-established silicon-chip fabrication processes. This means that it may be possible to manufacture quantum processors containing large numbers of spin qubits. This large-scale integration would be more difficult for

The world this week

## News in focus



The Sycamore chip is composed of 54 qubits, each made of superconducting loops.

## GOOGLE PUBLISHES LANDMARK QUANTUM SUPREMACY CLAIM

The company says that its quantum computer is the first to perform a calculation that would be practically impossible for a classical machine.

By Elizabeth Gibney

Scientists at Google say that they have achieved quantum supremacy, a long-awaited milestone in quantum computing. The announcement, published in *Nature* on 23 October, follows a leak of an early version of the paper five weeks ago, which Google did not comment on at the time.

In a world first, a team led by John Martinis, an experimental physicist at the University of California, Santa Barbara, and Google in Mountain View, California, says that its quantum computer carried out a specific calculation that is beyond the practical capabilities of regular,

'classical' machines (F. Arute *et al. Nature* 574, 505–510; 2019). The same calculation would take even the best classical supercomputer 10,000 years to complete, Google estimates.

Quantum supremacy has long been seen as a milestone because it proves that quantum computers can outperform classical computers, says Martinis. Although the advantage has now been proved only for a very specific case, it shows physicists that quantum mechanics works as expected when harnessed in a complex problem.

"It looks like Google has given us the first experimental evidence that quantum speed-up is achievable in a real-world system," says

Michelle Simmons, a quantum physicist at the University of New South Wales in Sydney, Australia.

The feat was first reported in September by the *Financial Times* and other outlets, after an early version of the paper was leaked on the website of NASA, which collaborates with Google on quantum computing, before being quickly taken down. At that time, the company did not confirm that it had written the paper, nor would it comment on the stories.

Although the calculation Google chose – checking the outputs from a quantum random-number generator – has limited practical applications, "the scientific achievement is

Nature | Vol 574 | 24 October 2019 | 461

© 2019 Springer Nature Limited. All rights reserved.

### Intelligent Machines

## IBM Raises the Bar with a 50-Qubit Quantum Computer

Researchers have built the most sophisticated quantum computer yet, signaling progress toward a powerful new way of processing information.

by Will Knight November 10, 2017

IBM's 50-qubit machine.



IBM established a landmark in computing Friday, announcing a quantum computer that handles 50 quantum bits, or qubits.

The company is also making a 20-qubit system available through its cloud computing platform.

IBM, Google, Intel, and a San Francisco startup called Rigetti are all currently racing to build useful quantum systems. These machines process information in a different way from traditional computers, using the counterintuitive nature of quantum physics.

The announcement does not mean quantum computing is ready for common use. The system IBM has developed is still extremely finicky and challenging to use, as are those being built by others. In both the 50- and the 20-qubit systems, the quantum state is preserved for 90

Advertisement

This is banking built for life. [Learn more](#) [firstpublic.com/innovators](#)

First Republic


- 11
- f
- t
- +
- in
- +
- +

# Qubit Quality

**Gate time:** Time required for a single operation


- All computers require fast logical operations
- Classical processor: ~1 GHz (1 ns per operation)

**Coherence time:** The qubit's lifetime



**Figure of Merit:** (Coherence time) / (Gate time)

## Superconducting Qubit Coherence



Oliver & Welander, MRS Bulletin (2013)

Most lenient threshold for quantum error correction (to sustain computation):  $>10^3$  operations per qubit lifetime







# Objectives

**Develop 3D qubit integration process with the following attributes:**

- **Extensible approach**
- **Compatible with qubit design and fabrication**
- **Maintain qubit quality**

# Why 3D Integration Approach?




**Example:**  
**1X5 transmon-style qubit array**

**Each qubit requires control bias lines and read out resonator**

- **Planar architecture: Increase qubit array by increasing chip size.**
- **3D integration helps to integrate more qubits and connectivity by relegating the routing of readout and control lines to the third dimension.**

# 3D Integration Approach




- **All Si Technologies**
- **Fabricate and optimize all layers/chips/devices separately**
- **Join sequentially and Interconnect with superconducting Indium bumps**

# 3D Integration Approach


## Monolithic Multilayer Wiring with Niobium Trilayer JJs

Qubit coherence limited to <100 ns due to lossy dielectrics




## Flip-Chip Integration

Limited mitigation of interactions between qubits and routing-tier dielectrics




## 3-Tier Stack

Large qubit mode volume supports high connectivity and maintains high coherence




# Advantages of 3D Integration Approach

- Qubits, interconnects, control circuits are optimized separately, independently.
- Access to dense wiring layers through the interposer that isolates qubits from lossy surfaces. Thick interposer provides large mode volume to reduce effects of surface losses
- 3D integration with superconducting TSV interrupted resonator helps to reduce quantum circuit footprint/ form factor.
- Possible to integrate best superconducting qubits and components. Possible to combine multiple technologies fabricated using different process.




# Integration Scheme


Individual tiers




Two-tier stack without TSVs



Two-tier stack with TSVs



3-tier stack




**Enables:**



- Rapidly prototype designs
- Validate new fab capabilities
- Off-chip readout and control to reduce cross-talk
- Increased routing and JJ complexity
- Additional routing complexity
- Prototype three-tier stack
- High density interconnects
- Trilayer JJs for additional circuit complexity

# Key Demonstration for Qubits

Six Identical Qubits Coupled to Quarter Wave Resonators




Packaged Qubit with Flip-Chip Bonded on Top



- Characterized effects of proximity of Si surface
- Established low-resistance interconnect path between interposer and Qubit chip.
- Demonstrated capacitive coupling between interposer and qubit chip
- Demonstrated inductive coupling between interposer and qubit chip


Demonstrated Key Flip-Chip Bonding Building Blocks




# Qubit Flip-Chip Characterization

- Alignment, bonding and parallelism:


IR transmission image of overlaid alignment fiducials within  $\pm 1 \mu\text{m}$  post-bond




Confocal image for Parallelism



X-ray for bonding optimization




Qubit loop to off-chip bias line alignment






# Indium Bump DC Resistance

Four-wire measurement of bump chain




2,704 indium bumps connecting Al traces

Optical micrograph of one side of bump chain structure with 2,704 indium bumps



Confocal image of indium bumps




Under bump metal  
Ti/Pt/Au




Measured resistance of  $\sim 240$  n $\Omega$ /bump at 10 mK, consistent with underbump metal (UBM) resistance

# Effect of Flip-chip integration on Qubit Quality

Single-Chip Qubits




Flip Chip Qubits



**Coherence times comparable to planar qubits of same design**





# Superconducting TSVs



**High-yield superconducting TSVs with  $I_c > 10$  mA  
( $>20,000$  chain links measured)**

# Reduce Form Factor

Cross-section of TSV lined with TiN




**Superconducting TSV-integrated/ interrupted resonator reduces readout circuit area**

# 3-Tier Stack



## Double Bump Bonding

### 3-Tier Stack

Three interconnect stages between qubit and SMCM tiers



### Double-Bump-Bonded 3-Tier Stack




Combines high-yield TSV and bump-bond processes to test full 3-tier stack


# 3-Tier Stack DC Connectivity

## 3-Tier Stack

Three interconnect stages  
between qubit and SMCM tiers



## 3-Tier Daisy Chains




**DC connectivity yield of 99.4% to 99.98%  
(across >6500 measured links)**

\*Normal UBM metal has low residual resistance

# 3-Tier Stack

## Qubit Performance



### Qubit tier


- 5 C-shunt flux qubits

### Interposer tier

- transmission line
- 10 resonators
- 10 local flux bias lines
- 5 C-shunt flux qubits


### SMCM tier

- RF signal routing
- DC signal routing



**3-tier stack qubit coherence times comparable to planar qubits of same design**

# Semiconductor Vs Superconductor Packaging







# A look into the Future: 3D Quantum Vision




Double bump bonding




Flip-chip:  
16 chip S-MCM

High Quality Qubit




Qubit 1

Off chip coupling





High-Q metal


Superconducting TSVs




Qubit 2



Travelling-wave parametric amplifiers




Superconducting indium bumps



# Summary

- **An integrated approach to develop 3D constructions on various flip-chip qubit package configurations is demonstrated.**
- **3-tier stack enhances connectivity and functionality while maintaining Qubit performance.**
- **Rigid-flex technology may be attractive for connecting superconducting qubit module to routing, control or amplification circuits.**






# Backup slides


---

# Superconducting Multi-Chip Module (S-MCM)


Superconducting chip:5mmX5mm



2 chip S-MCM



4 chip S-MCM




16 chip S-MCM


High-yield superconducting MCMs  
(Fabricated up to 96mmX96mm S-MCM)

# Large Superconducting Chip Integration

(Thermocompression bonding capability)



**S-MCM:32mmX32mm**  
**16 (5mmX5mm) chips**



**MCM:48mmX48mm**  
**2 (20mmX20mm) chips**