

Fundamentals of EMI

Chris Herrick


Ansoft




Applications Engineer



Three Basic Elements of EMC



Controlling EMI




PCB Noise Sources

- **Intentional Signals**
 - Emissions from intentional signals include loop-mode and common-mode sources.
- **Unintentional Signals** (more than 90% of EMI)
 - Emissions from unintentional signals include common-mode, crosstalk coupling to I/O traces (both PCB and IC level), power planes, and above board structures.

*Reference from “*PCB Design for Real-World EMI Control*,” Bruce Archambeault

Intentional Signals


- Focus on Clock and High Speed Signals
 - Stripline not necessarily better than Microstrip
 - Examine Clock Harmonics



- Common Mode Conversion

$$SCD11=0.5*(S11-S13+S31-S33)$$

$$SCD21=0.5*(S21-S23+S41-S43)$$




Unintentional Signals

- Crosstalk is a big concern
 - Beware the low speed nets; use post-layout analysis to scan for unintended coupling
 - Coupling may be direct, through intermediate metal or even from plane cavities
- Common mode will always exist
 - Don't neglect the overall plane impedance

Loop Mode & Common Mode Noise


A PC Board & Cables



A victim device

A Driver & Receiver

Loop mode current




by AC Analysis of Q3D Extractor

Differential mode current flows --- Loop
Common mode current flows --- Open

We can see Common mode current is more serious than Normal mode.

Common mode current



Antenna theory

- A Differential mode current flow → Loop antenna theory
- A Common mode current flow → Dipole antenna theory

$$E = \frac{131.6 \times 10^{-16} (f^2 AI) \sin \theta}{r}$$




Illustration of a loop antenna

$$E = \frac{4\pi \times 10^{-7} (fIl) \sin \theta}{r}$$




Illustration of a dipole antenna

FCC B level Mag. E limit :40dBuV/m @ 3m
 Mag. E(Loop antenna) : 20mA
 Mag. E(Dipole antenna) : 8uA

EMC Design Flow

Impedance Analysis

Ensure a low impedance as seen by active parts


Resonance Analysis

Change stackup, plane cutouts and decoupling as necessary


Signal Extraction

Emissions Analysis


Enclosure Simulation



Decoupling Capacitor




Decoupling Impedance of PDN




Plasma Screen Example

Changed Return Path

- Widened section of GND plane
- Added decoupling Capacitors



Old model



New model

Impedance test port near C3,4,5

Impedance Plot


08 Nov 2004

Ansoft Corporation
Z-Parameter Magnitude Plot
170eus21lv30_new


13:10:56

Y: 
Mag(Z(PORT
170eus21lv30

Y: 
mag(Z(Port1,F
Import1




EMI Test Results : Old model



Start 30 MHz Stop 1 GHz
 #Res BW 120 kHz #VBW 300 kHz Sweep 155.1 ms (401 pts)

Pk	X Axis	Amplitude	Pk	X Axis	Amplitude
1	758 MHz	32.95 dB μ V	6	486 MHz	28.91 dB μ V
2	636 MHz	30.87 dB μ V	7	702 MHz	28.17 dB μ V
3	779 MHz	29.51 dB μ V	8	379 MHz	25.97 dB μ V
4	340 MHz	29.36 dB μ V	9	459 MHz	24.25 dB μ V
5	542 MHz	28.94 dB μ V	10	270 MHz	23.49 dB μ V

EMI Test Results : New model



Start 30 MHz Stop 1 GHz
 #Res BW 120 kHz #VBW 300 kHz Sweep 155.1 ms (401 pts)

Pk	X Axis	Amplitude	Pk	X Axis	Amplitude
1	758 MHz	33.28 dB μ V	6	673 MHz	28.83 dB μ V
2	973 MHz	31.52 dB μ V	7	399 MHz	28.7 dB μ V
3	864 MHz	30.66 dB μ V	8	542 MHz	28.58 dB μ V
4	794 MHz	29.76 dB μ V	9	285 MHz	25.82 dB μ V
5	726 MHz	29.52 dB μ V	10	163 MHz	24.62 dB μ V

EMC Design Flow

Impedance Analysis

Ensure power planes do not resonant in critical locations


Resonance Analysis

Change stackup, plane cutouts and decoupling as necessary

Signal Extraction

Emissions Analysis

Enclosure Simulation




Managing Resonances

Even though resonances ALWAYS exist, you don't need to excite them:

- Keep them away from Clock harmonics
- Examine Via Transitions
- Avoid routing near splits
- Move discrete parts





VCC12

VCC12_N

MP33_top

Z11

544 MHz

Freq [MHz]

EMC Design Flow


Impedance Analysis

Resonance Analysis

Signal Extraction

Emissions Analysis

Enclosure Simulation




Ensure signals meet required bandwidth



Change routing as necessary

Image Plane Violations


- Always Consider Return Current Path





EMI Reduction using Ferrites




Internal Clock Line



EMI Test Results



Clock Distortion



Tune - Nexxim1

Real Time
Accumulate

Sim. Setups Tune

transient	<input checked="" type="checkbox"/>
-----------	-------------------------------------

Variables:

Sweep

skew ns


3

Nominal:

0

0

Tune About Save Revert Reset Close




Project Components Search

spectrum [C:/Customers/IBM-Fishkill/Advanced SI Training/]

Nexxim1 Tuning - RUNNING

Nexxim1 - RUNNING

Clock Distortion



Tune - Nexim1

Real Time

Accumulate

Sim. Setups

Transient	<input checked="" type="checkbox"/>
-----------	-------------------------------------

Variables:

Sweep

skew ns

3

Nominal:

0.6

0

Tune Abort

Save Revert

Reset Close


Project Components Search

spectrum (C:/Customers/IBM-Fishkill/Advanced SI Training/)

Nexim1 Tuning - RUNNING

Nexim1 - RUNNING

Clock Distortion



Tune - Nexim1

Real Time

Accumulate

Sim. Setups

transient	<input checked="" type="checkbox"/>
-----------	-------------------------------------

Variables:

Sweep

skew ns

3

Nominal:


1.2

0

Tune About

Save Revert

Reset Close



Project Components Search

spectrum [C:/Customers/IBM-Fishkill/Advanced SI Training/]

Nexim1 Tuning - RUNNING

Nexim1 - RUNNING

ANSOFT DESIGNER/NEXXIM - spectrum - Nexxim1 - Spectrum

File Edit View Project Report2D Nexxim Circuit Tools Window Help

Clock Distortion

spectrum - Nexxim1 - Spectrum

- spectrum*
- Nexxim1*
- Data
- Excitations
- Ports
- Analysis
- Transient

12 Aug 2007 Ansoft Corporation 14:56:48
Spectrum Nexxim1

dB[Vine_0] size=1.5ns

412

Y1

Tune - Nexxim1

Real Time Variables:

Accumulate

Sim. Setups Tune

transient Sweep

skew ns

3

Nominal:

1.8

0

Tune Abort

Save Revert

Reset Close

Nexxim1 - Transient

12 Aug 2007 Ansoft Corporation 14:56:48
Transient Nexxim1

V[Vine_0] size=1.5ns

Time [us]

Project Components Search


spectrum [C:/Customers/IBM-Fishkill/Advanced SI Training/]

Nexxim1 Tuning - RUNNING

Nexxim1 - RUNNING

Ready NUM

Clock Distortion



Project Components Search

spectrum [C:/Customers/IBM-Fishkill/Advanced SI Training/]

Nexxim1 Tuning - RUNNING

Nexxim1 - RUNNING

Clock Distortion

Project Components Search

Project: spectrum*
Nexxim1*
Data
Excitations
Ports
Analysis
Transient

Tune - Nexxim1
Real Time
Accumulate
Sim. Setups: Transient
Tune:
Variables:
 Sweep
skew: ns
3
Nominal: 3
0
Tune Abort
Save Revert
Reset Close

10 Aug 2007
ANSOFT CORPORATION
Spectrum
Nexxim1
14:58:46

dBm/Hz
skew=3ns
Y1

10 Aug 2007
ANSOFT CORPORATION
Transient
Nexxim1
14:58:46

Volt [V]
Time [ns]

Add a statistical setup to the design.

NUM

EMC Design Flow


Impedance Analysis

Resonance Analysis

Signal Extraction


Emissions Analysis

Enclosure Simulation






Ensure EMI is at acceptable level





Optimize previous three simulations







hann



Real Drivers as Noise Source



Near-Fields



EMC Design Flow


Impedance Analysis

Resonance Analysis

Signal Extraction

Emissions Analysis

Enclosure Simulation





Test performance of different enclosures

Iterate design as necessary


Linking EMI Source with Shield

A noise analysis by SIwave




A EM analysis by HFSS

A excitation source




SIwave to HFSS
HFSS to HFSS

A ECU analysis by HFSS



A noise source and a cable



310 MHz
Impedance
Peak on PCB

A cable

Conclusions

- It's easiest to control EMI at it's source
 - Prevents Emission and Self Interference
- EMC is comprised of good PI and SI
- Simulating throughout the design cycle can help you avoid trouble in the chamber