

EMBEDDED HETEROGENEOUS COMPUTING: A SOFTWARE PERSPECTIVE

Tulika Mitra

School of Computing National University of Singapore

IEEE Silicon Valley Computer Chapter, October 2021

For future talks, or to view past videos, visit our website: r6.ieee.org/scv-cs/

























			19201			
Input Size	Loop Pipelining	Loop Unrolling	Array Partitionin	g Vivado Runtin	HLS	
	Disabled	loop3 factor=30	A, cyclic, B, cyclic,	2 44.25 sec	onds	CONTRACTOR A
32*32*32	loop3, yes	loop3 factor=15	A, cyclic, 1 B, cyclic, 1	6 1.78 hc	urs	
	loop3, yes	loop3 factor=16	A, cyclic, 1 B, cyclic, 1	6 3.25 ho	ara "	
nnut Size	Design Sp		DSE T	lime		
agence 5124	Design opt	Exhaust	Exhaustive HLS-based		lyzer	
32-32-32	120	1) days 29.30 seco		onds	
			Accuracy	/		
Benchmark		ATAX	BICG	CONV2D	CONV3D	GEMM
Difference (%)		2.68	1.24	1.63	3.75	3,25
Benchmark		GESUMMV	MM	MVT	SYR2K	SYRK
Difference (%)		5.15	2.69	2.05	1.32	2.78





Choice between GPU and FPGA via Analysis of C programs

Benchmark	Input Size	Estimated Time (ms)		Actual Time (ms)		Choice of
Name		GPU	FPGA	GPU	FPGA	Platform
MM	1024	242.51	1180	250.27	1450	GPU
MVT	2048	48.31	9.09	42.371	10.41	FPGA
GEMVER1	2048	2.61	16.55	4.57	19.81	GPU
DERICHE1	1024	0.95	2.99	1.53	3.37	GPU
DCT1D	1024	2697.75	636.47	2685.362	650.8	FPGA

































































