


TVM: An Automated End-to-End Optimizing Compiler for Deep Learning


Tianqi Chen, Thierry Moreau, Ziheng Jiang, Lianmin Zheng, Eddie Yan,
Meghan Cowan, Haichen Shen, Leyuan Wang, Yuwei Hu,
Luis Ceze, Carlos Guestrin, Arvind Krishnamurthy



Goal: Deploy Deep Learning Everywhere




Goal: Deploy Deep Learning Everywhere



Explosion of models and frameworks


Goal: Deploy Deep Learning Everywhere



Explosion of models and frameworks

Explosion of hardware backends

Goal: Deploy Deep Learning Everywhere




Explosion of models and frameworks

Explosion of hardware backends



Goal: Deploy Deep Learning Everywhere




Explosion of models and frameworks

Explosion of hardware backends



Goal: Deploy Deep Learning Everywhere




Explosion of models and frameworks

Explosion of hardware backends



Goal: Deploy Deep Learning Everywhere




Explosion of models and frameworks

Explosion of hardware backends



Goal: Deploy Deep Learning Everywhere




Explosion of models and frameworks

Explosion of hardware backends



Goal: Deploy Deep Learning Everywhere





Explosion of models and frameworks

Explosion of hardware backends





Goal: Deploy Deep Learning Everywhere

Frameworks







Explosion of models and frameworks

Explosion of hardware backends






Goal: Deploy Deep Learning Everywhere

Frameworks




Explosion of models and frameworks

Explosion of hardware backends






Goal: Deploy Deep Learning Everywhere



Explosion of models and frameworks

Huge gap between model/frameworks and hardware backends

Explosion of hardware backends





```
import tvm
from tvm import relay

graph, params =
    frontend.from_keras(keras_resnet50)
graph, lib, params =
    relay.build(graph, target)
```

Compile



```
import tvm
from tvm import relay

graph, params =
    frontend.from_keras(keras_resnet50)
graph, lib, params =
    relay.build(graph, target)
```

Compile






```
import tvm  
from tvm import relay  
  
graph, params =  
    frontend.from_keras(keras_resnet50)  
graph, lib, params =  
    relay.build(graph, target)
```

Compile

```
module = runtime.create(graph, lib, tvm.gpu(0))  
module.set_input(**params)  
module.run(data=data_array)  
output = tvm.nd.empty(out_shape, ctx=tvm.gpu(0))  
module.get_output(0, output)
```






```
import tvm  
from tvm import relay  
  
graph, params =  
    frontend.from_keras(keras_resnet50)  
graph, lib, params =  
    relay.build(graph, target)
```

Compile

```
module = runtime.create(graph, lib, tvm.gpu(0))  
module.set_input(**params)  
module.run(data=data_array)  
output = tvm.nd.empty(out_shape, ctx=tvm.gpu(0))  
module.get_output(0, output)
```





On languages and platforms you choose




Across Hardware Platforms

Tensorflow Apache MXNet TVM: without graph optimizations
Tensorflow-XLA TVM: all optimizations




Across Hardware Platforms




ARM CPU(A53)



ARM GPU(MALI)




Diverse Hardware backends



Optimization




High-Level Differentiable IR

Tensor Expression IR



AutoTVM


Diverse Hardware backends



Optimization

High-Level Differentiable IR

Tensor Expression IR



AutoTVM

LLVM

ARM

x86




AMDGPU

NVPTX

Javascript

WASM


Diverse Hardware backends



Optimization

High-Level Differentiable IR

Tensor Expression IR



AutoTVM

LLVM

ARM

x86

AMDGPU

CUDA

Vulkan

NVPTX




Javascript

WASM

Metal

C


Diverse Hardware backends



Optimization

High-Level Differentiable IR

Tensor Expression IR



AutoTVM

LLVM

ARM

x86

AMDGPU

CUDA

Vulkan

VTA

NVPTX

Javascript

WASM

Metal

C

TVM in Productions




TVM in Productions

- AWS: Deep Learning Compiler in SageMaker Neo.
- Huawei: Compiler support for Ascend AI ASIC Chip.
- FB: caffe2/pytorch automatic optimization on mobile devices.
- <https://sampl.cs.washington.edu/tvmconf/>




Beginning of Story


Beginning of Story




Beginning of Story







Beginning of Story




Existing Approach




Existing Approach




Existing Approach




Existing Approach




Existing Approach: Engineer Optimized Tensor Operators




Existing Approach: Engineer Optimized Tensor Operators





Existing Approach: Engineer Optimized Tensor Operators



Existing Approach: Engineer Optimized Tensor Operators




Existing Approach: Engineer Optimized Tensor Operators




Vanilla Code

```
for y in range(1024):  
    for x in range(1024):  
        C[y][x] = 0  
        for k in range(1024):  
            C[y][x] += A[k][y] * B[k][x]
```

Existing Approach: Engineer Optimized Tensor Operators





Loop Tiling for Locality



```
for yo in range(128):  
    for xo in range(128):  
        C[yo*8:yo*8+8][xo*8:xo*8+8] = 0  
        for ko in range(128):  
            for yi in range(8):  
                for xi in range(8):  
                    for ki in range(8):  
                        C[yo*8+yi][xo*8+xi] +=  
                            A[ko*8+ki][yo*8+yi] * B[ko*8+ki][xo*8+xi]
```

Existing Approach: Engineer Optimized Tensor Operators





Map to Accelerators

```
inp_buffer AL[8][8], BL[8][8]
acc_buffer CL[8][8]
for yo in range(128):
    for xo in range(128):
        vdla.fill_zero(CL)
        for ko in range(128):
            vdla.dma_copy2d(AL, A[ko*8:ko*8+8][yo*8:yo*8+8])
            vdla.dma_copy2d(BL, B[ko*8:ko*8+8][xo*8:yo*8+8])
            vdla.fused_gemm8x8_add(CL, AL, BL)
        vdla.dma_copy2d(C[yo*8:yo*8+8,xo*8:yo*8+8], CL)
```

Human exploration of optimized code



Limitations of Existing Approach




cuDNN





Limitations of Existing Approach




cuDNN





Limitations of Existing Approach




cuDNN





Limitations of Existing Approach




cuDNN





Limitations of Existing Approach



cuDNN




Limitations of Existing Approach





New operator introduced
by operator fusion optimization
potentially benefit: 1.5x speedup

cuDNN




Limitations of Existing Approach





New operator introduced
by operator fusion optimization
potentially benefit: 1.5x speedup

cuDNN




Limitations of Existing Approach





New operator introduced
by operator fusion optimization
potentially benefit: 1.5x speedup

cuDNN





Limitations of Existing Approach




New operator introduced
by operator fusion optimization
potentially benefit: 1.5x speedup

Engineering intensive


cuDNN




Learning-based Learning System




Learning-based Learning System




Learning-based Learning System




Learning-based Learning System




Learning-based Learning System



Learning-based Learning System



Learning-based Learning System




Hardware aware Search Space of Optimized Tensor Programs

Machine Learning based Program Optimizer


Hardware



Hardware-aware Search Space



Hardware-aware Search Space




Hardware-aware Search Space


CPUs



Compute Primitives




scalar



vector

Memory Subsystem



implicitly managed

Loop
Transformations

Cache
Locality

Vectorization

Reuse primitives from prior work:
Halide, Loopy

Challenge to Support Diverse Hardware Backends


CPUs



GPUs



TPU-like specialized
Accelerators





Hardware-aware Search Space


GPUs




Compute Primitives



Memory Subsystem



Hardware-aware Search Space




Hardware-aware Search Space


GPUs



Compute Primitives




scalar



vector

Memory Subsystem




Shared memory among
compute cores

Use of Shared
Memory


Thread
Cooperation

Hardware-aware Search Space

TPU-like Specialized Accelerators



Compute Primitives





Memory Subsystem



Hardware-aware Search Space

TPU-like Specialized Accelerators



Memory Subsystem




Tensorization Challenge

**Compute
primitives**

Tensorization Challenge


Compute
primitives




scalar

Tensorization Challenge

Compute
primitives




scalar




vector

Tensorization Challenge


Compute
primitives



scalar




vector



tensor

Tensorization Challenge



Hardware designer:
declare tensor instruction interface
with Tensor Expression

```
w, x = t.placeholder((8, 8)), t.placeholder((8, 8))
k = t.reduce_axis(0, 8)
y = t.compute(8, 8), lambda i, j:
    t.sum(w[i, k] * x[j, k], axis=k))
```

declare behavior

```
def gemm_intrinsic_lower(inputs, outputs):
    ww_ptr = inputs[0].access_ptr("r")
    xx_ptr = inputs[1].access_ptr("r")
    zz_ptr = outputs[0].access_ptr("w")
```


lowering rule to generate
hardware intrinsics to carry
out the computation

```
compute = t.hardware_intrinsic("gemm8x8", ww_ptr, xx_ptr, zz_ptr)
reset = t.hardware_intrinsic("fill_zero", zz_ptr)
update = t.hardware_intrinsic("fuse_gemm8x8_add", ww_ptr, xx_ptr, zz_ptr)
return compute, reset, update
```


```
gemm8x8 = t.decl_tensor_intrinsic(y.op, gemm_intrinsic_lower)
```

Tensorization Challenge


Compute primitives



scalar



vector



tensor


Hardware designer:
declare tensor instruction interface
with Tensor Expression

```
w, x = t.placeholder((8, 8)), t.placeholder((8, 8))
k = t.reduce_axis(0, 8)
y = t.compute(8, 8), lambda i, j:
    t.sum(w[i, k] * x[j, k], axis=k))

def gemm_intrinsic_lower(inputs, outputs):
    ww_ptr = inputs[0].access_ptr("r")
    xx_ptr = inputs[1].access_ptr("r")
    zz_ptr = outputs[0].access_ptr("w")
    compute = t.hardware_intrinsic("gemm8x8", ww_ptr, xx_ptr, zz_ptr)
    reset = t.hardware_intrinsic("fill_zero", zz_ptr)
    update = t.hardware_intrinsic("fuse_gemm8x8_add", ww_ptr, xx_ptr, zz_ptr)
    return compute, reset, update

gemm8x8 = t.decl_tensor_intrinsic(y.op, gemm_intrinsic_lower)
```

Tensorize:
transform program
to use tensor instructions




scalar


tensor

Hardware-aware Search Space

TPU-like Specialized Accelerators



Compute Primitives



tensor


Memory Subsystem




explicitly managed

Hardware-aware Search Space

TPU-like Specialized Accelerators



Compute Primitives




Memory Subsystem



Software Support for Latency Hiding

Single Module
No Task-Pipelining




Software Support for Latency Hiding


Single Module
No Task-Pipelining



Multiple-Module
Task-Level Pipelining




Software Support for Latency Hiding




**Explicit dependency tracking
managed by software to hide memory latency**

Hardware-aware Search Space



Hardware-aware Search Space




Primitives in prior work:
Halide, Loopy


Loop
Transformations

Thread
Bindings


Cache
Locality




Hardware-aware Search Space




Hardware-aware Search Space




Hardware-aware Search Space



Hardware-aware Search Space




Learning-based Learning System




Hardware aware Search Space of Optimized Tensor Programs

Machine Learning based Program Optimizer




Learning-based Learning System




Hardware aware Search Space of Optimized Tensor Programs


Machine Learning based Program Optimizer




Learning-based Program Optimizer




Learning-based Program Optimizer



Learning-based Program Optimizer




Learning-based Program Optimizer




High experiment cost,
each trial costs ~1second


Learning-based Program Optimizer



Learning-based Program Optimizer




Learning-based Program Optimizer




Need reliable cost model per hardware


Learning-based Program Optimizer




Learning-based Program Optimizer



Learning-based Program Optimizer




Learning-based Program Optimizer




Adapt to hardware type by learning
Make prediction in 1ms level


Effectiveness of ML based Model




Effectiveness of ML based Model




Effectiveness of ML based Model




Effectiveness of ML based Model




Effectiveness of ML based Model




Effectiveness of ML based Model




Transfer and Lifelong Learning




Transfer and Lifelong Learning




Transfer and Lifelong Learning




Transfer and Lifelong Learning




Transfer and Lifelong Learning



Impact of Transfer Learning



Impact of Transfer Learning



3x to 10x speedup over non-transfer case


AutoTVM API

Developer Search Space Specification

normal schedule: single configuration

```
def matmul(N, L, M, dtype):
    A = tvm.placeholder((N, L), name='A', dtype=dtype)
    B = tvm.placeholder((L, M), name='B', dtype=dtype)
    k = tvm.reduce_axis((0, L), name='k')
    C = tvm.compute((N, M), lambda i, j:
                    tvm.sum(A[i, k] * B[k, j], axis=k), name='C')
    s = tvm.create_schedule(C.op)

    # schedule
    y, x = s[C].op.axis
    k = s[C].op.reduce_axis[0]
    yo, yi = s[C].split(y, 8)
    xo, xi = s[C].split(x, 8)
    s[C].reorder(yo, xo, k, yi, xi)
    return s, [A, B, C]
```



template schedule: space of configs

```
@autotvm.template
def matmul(N, L, M, dtype):
    A = tvm.placeholder((N, L), name='A', dtype=dtype)
    B = tvm.placeholder((L, M), name='B', dtype=dtype)
    k = tvm.reduce_axis((0, L), name='k')
    C = tvm.compute((N, M), lambda i, j:
                    tvm.sum(A[i, k] * B[k, j], axis=k), name='C')
    s = tvm.create_schedule(C.op)

    y, x = s[C].op.axis
    k = s[C].op.reduce_axis[0]
    cfg = autotvm.get_config()
    cfg.define_split("tile_y", y, num_outputs=2)
    cfg.define_split("tile_x", x, num_outputs=2)

    # schedule according to config
    yo, yi = cfg["tile_y"].apply(s, C, y)
    xo, xi = cfg["tile_x"].apply(s, C, x)
    s[C].reorder(yo, xo, k, yi, xi)
    return s, [A, B, C]
```

Developer Search Space Specification

normal schedule: single configuration

```
def matmul(N, L, M, dtype):
    A = tvm.placeholder((N, L), name='A', dtype=dtype)
    B = tvm.placeholder((L, M), name='B', dtype=dtype)
    k = tvm.reduce_axis((0, L), name='k')
    C = tvm.compute((N, M), lambda i, j:
                    tvm.sum(A[i, k] * B[k, j], axis=k), name='C')
    s = tvm.create_schedule(C.op)

    # schedule
    y, x = s[C].op.axis
    k = s[C].op.reduce_axis[0]
    yo, yi = s[C].split(y, 8)
    xo, xi = s[C].split(x, 8)
    s[C].reorder(yo, xo, k, yi, xi)
    return s, [A, B, C]
```

Space of configurations

template schedule: space of configs

```
@autotvm.template
def matmul(N, L, M, dtype):
    A = tvm.placeholder((N, L), name='A', dtype=dtype)
    B = tvm.placeholder((L, M), name='B', dtype=dtype)
    k = tvm.reduce_axis((0, L), name='k')
    C = tvm.compute((N, M), lambda i, j:
                    tvm.sum(A[i, k] * B[k, j], axis=k), name='C')
    s = tvm.create_schedule(C.op)

    # schedule according to config
    yo, yi = cfg["tile_y"].apply(s, C, y)
    xo, xi = cfg["tile_x"].apply(s, C, x)
    s[C].reorder(yo, xo, k, yi, xi)
    return s, [A, B, C]
```

The Master Template

```
@autotvm.template
def matmul(N, L, M, dtype):
    A = tvm.placeholder((N, L), name='A', dtype=dtype)
    B = tvm.placeholder((L, M), name='B', dtype=dtype)
    k = tvm.reduce_axis((0, L), name='k')
    C = tvm.compute((N, M), lambda i, j:
                    tvm.sum(A[i, k] * B[k, j], axis=k), name='C')

    s = autovm.master_schedule(C.op)
    return s, [A, B, C]
```

Remove the need of writing templates

Analyze the axis relation

Enumerate all possible patterns

Leave the job to the optimizer

Promising results on CUDA

Active on-going research

The Master Template

```
@autotvm.template
def matmul(N, L, M, dtype):
    A = tvm.placeholder((N, L), name='A', dtype=dtype)
    B = tvm.placeholder((L, M), name='B', dtype=dtype)
    k = tvm.reduce_axis((0, L), name='k')
    C = tvm.compute((N, M), lambda i, j:
                    tvm.sum(A[i, k] * B[k, j], axis=k), name='C')

    s = autovm.master_schedule(C.op)
    return s, [A, B, C]
```

Summarizes common
Optimization lessons

Remove the need of writing templates

Analyze the axis relation

Enumerate all possible patterns

Leave the job to the optimizer


Promising results on CUDA

Active on-going research


End to End Integration



End to End Integration




End to End Integration




Device Fleet: Scaling up AutoTVM

Device Fleet: Scaling up AutoTVM




AutoTVM Operator
Template


Device Fleet: Scaling up AutoTVM




Device Fleet: Scaling up AutoTVM




Device Fleet: Scaling up AutoTVM




Device Fleet: Scaling up AutoTVM




Device Fleet: Scaling up AutoTVM



RPC + Tracker: develop *locally*, execute *remotely*



Low Level: Portable RPC Tracker + Server



Fleet Tracker Example

Fleet Tracker Example

```
tracker = rpc.connect_tracker(tracker_host, tracker_port)
```

Fleet Tracker Example

```
tracker = rpc.connect_tracker(tracker_host, tracker_port)
remote = tracker.request(key, priority=0, session_timeout=60)
```

Fleet Tracker Example

```
tracker = rpc.connect_tracker(tracker_host, tracker_port)
remote = tracker.request(key, priority=0, session_timeout=60)
context = remote.cl(0)
```

Fleet Tracker Example

```
tracker = rpc.connect_tracker(tracker_host, tracker_port)
remote = tracker.request(key, priority=0, session_timeout=60)
context = remote.cl(0)
remote.upload('my_library.so')
```

Fleet Tracker Example

```
tracker = rpc.connect_tracker(tracker_host, tracker_port)
remote = tracker.request(key, priority=0, session_timeout=60)
context = remote.cl(0)
remote.upload('my_library.so')
a = tvm.nd.array(a_numpy_array, context)
```

Fleet Tracker Example

```
tracker = rpc.connect_tracker(tracker_host, tracker_port)
remote = tracker.request(key, priority=0, session_timeout=60)
context = remote.cl(0)
remote.upload('my_library.so')
a = tvm.nd.array(a_numpy_array, context)
b = tvm.nd.array(b_numpy_array, context)
```

Fleet Tracker Example

```
tracker = rpc.connect_tracker(tracker_host, tracker_port)
remote = tracker.request(key, priority=0, session_timeout=60)
context = remote.cl(0)
remote.upload('my_library.so')
a = tvm.nd.array(a_numpy_array, context)
b = tvm.nd.array(b_numpy_array, context)
func = remote.load_module('my_library.so')
```

Fleet Tracker Example

```
tracker = rpc.connect_tracker(tracker_host, tracker_port)
remote = tracker.request(key, priority=0, session_timeout=60)
context = remote.cl(0)
remote.upload('my_library.so')
a = tvm.nd.array(a_numpy_array, context)
b = tvm.nd.array(b_numpy_array, context)
func = remote.load_module('my_library.so')
func_timer = func.time_evaluator(func.entry_name, context,
number=10)
```


Fleet Tracker Example

```
tracker = rpc.connect_tracker(tracker_host, tracker_port)
remote = tracker.request(key, priority=0, session_timeout=60)
context = remote.cl(0)
remote.upload('my_library.so')
a = tvm.nd.array(a_numpy_array, context)
b = tvm.nd.array(b_numpy_array, context)
func = remote.load_module('my_library.so')
func_timer = func.time_evaluator(func.entry_name, context,
number=10)
cost = func_timer(a, b).mean
```

Fleet Tracker Example



```
tracker = rpc.connect_tracker(tracker_host, tracker_port)
remote = tracker.request(key, priority=0, session_timeout=60)
context = remote.cl(0)
remote.upload('my_library.so')
a = tvm.nd.array(a_numpy_array, context)
b = tvm.nd.array(b_numpy_array, context)
func = remote.load_module('my_library.so')
func_timer = func.time_evaluator(func.entry_name, context,
number=10)
cost = func_timer(a, b).mean
```

Learning-based Learning System



End to End Inference Performance (Nvidia Titan X)

Tensorflow Apache MXNet
Tensorflow-XLA





End to End Inference Performance (Nvidia Titan X)

Backed by cuDNN

Tensorflow



Apache MXNet

Tensorflow-XLA





End to End Inference Performance (Nvidia Titan X)

Tensorflow Apache MXNet TVM: without graph optimizations
Tensorflow-XLA





End to End Inference Performance (Nvidia Titan X)

Tensorflow Apache MXNet TVM: without graph optimizations
Tensorflow-XLA TVM: all optimizations



End to End Inference Performance (Nvidia Titan X)



Tensorflow Apache MXNet TVM: without graph optimizations
Tensorflow-XLA TVM: all optimizations



Competitive on standard models

End to End Inference Performance (Nvidia Titan X)


Tensorflow Apache MXNet TVM: without graph optimizations
Tensorflow-XLA TVM: all optimizations



Competitive on standard models



Bigger gap on less conventional models

End to End Performance(ARM Cortex-A53)




End to End Performance(ARM Cortex-A53)


Specially optimized for
Embedded system(ARM)



End to End Performance(ARM GPU)




Supporting New Specialized Accelerators



High-level data flow graph and optimizations




Hardware aware Search Space of Optimized Tensor Programs

Machine Learning based Program Optimizer



Supporting New Specialized Accelerators




Frameworks



High-level data flow graph and optimizations

Hardware aware Search Space of Optimized Tensor Programs

Machine Learning based Program Optimizer



TVM/VTA: Full Stack Open Source System




High-level Optimizations

Tensor Program Search Space

ML-based Optimizer



TVM/VTA: Full Stack Open Source System



High-level Optimizations


Tensor Program Search Space

ML-based Optimizer

VTA MicroArchitecture



TVM/VTA: Full Stack Open Source System



High-level Optimizations

Tensor Program Search Space


ML-based Optimizer

VTA Hardware/Software Interface (ISA)

VTA MicroArchitecture



TVM/VTA: Full Stack Open Source System



High-level Optimizations

Tensor Program Search Space

ML-based Optimizer

VTA Runtime & JIT Compiler

VTA Hardware/Software Interface (ISA)

VTA MicroArchitecture



TVM/VTA: Full Stack Open Source System



High-level Optimizations

Tensor Program Search Space

ML-based Optimizer

VTA Runtime & JIT Compiler

VTA Hardware/Software Interface (ISA)

VTA MicroArchitecture

VTA Simulator




TVM/VTA: Full Stack Open Source System



- JIT compile accelerator micro code
- Support heterogenous devices, 10x better than CPU on the same board.
- Move hardware complexity to software

TVM/VTA: Full Stack Open Source System



- JIT compile accelerator micro code
- Support heterogenous devices, 10x better than CPU on the same board.
- Move hardware complexity to software


**compiler, driver,
hardware design
full stack open source**

VTA Hardware Architecture


Philosophy: simple hardware, provide software-defined flexibility

VTA Hardware Architecture

Philosophy: simple hardware, provide software-defined flexibility



VTA Hardware Architecture



Pipelining Tasks to Hide Memory Latency




LD: load

EX: compute

ST: store

Pipelining Tasks to Hide Memory Latency




LD: load

EX: compute

ST: store

Pipelining Tasks to Hide Memory Latency




LD: load

EX: compute

ST: store

Pipelining Tasks to Hide Memory Latency



low-level synchronization between tasks is explicitly managed by the software

LD: load

EX: compute

ST: store

Two-Level ISA Overview

Provides the right tradeoff between expressiveness and code compactness

Two-Level ISA Overview

Provides the right tradeoff between expressiveness and code compactness


- Use CISC instructions to perform multi-cycle tasks



Two-Level ISA Overview

Provides the right tradeoff between expressiveness and code compactness

- Use CISC instructions to perform multi-cycle tasks



- Use RISC micro-ops to perform single-cycle tensor operations

Two-Level ISA Overview

Provides the right tradeoff between expressiveness and code compactness

- Use CISC instructions to perform multi-cycle tasks



- Use RISC micro-ops to perform single-cycle tensor operations

R0 : R0 + GEMM (A8 , W3)

Two-Level ISA Overview

Provides the right tradeoff between expressiveness and code compactness

- Use CISC instructions to perform multi-cycle tasks



- Use RISC micro-ops to perform single-cycle tensor operations

R0 : R0 + GEMM (A8 , W3)

R2 : MAX (R0 , ZERO)

VTA RISC Micro-Kernels

VTA RISC Micro-Kernels

multiple RISC instructions define a **micro-kernel**,
which can be invoked by a CISC instruction

VTA RISC Micro-Kernels

multiple RISC instructions define a **micro-kernel**,
which can be invoked by a CISC instruction

```
CONV2D: layout=NCHW, chan=128, kernel=(3,3), padding=(1,1), strides=(1,1)
```

VTA RISC Micro-Kernels

multiple RISC instructions define a **micro-kernel**,
which can be invoked by a CISC instruction

```
CONV2D: layout=NCHW, chan=128, kernel=(3,3), padding=(1,1), strides=(1,1)
```

```
CONV2D: layout=NCHW, chan=256, kernel=(1,1), padding=(0,0), strides=(2,2)
```

VTA RISC Micro-Kernels

multiple RISC instructions define a **micro-kernel**,
which can be invoked by a CISC instruction

```
CONV2D: layout=NCHW, chan=128, kernel=(3,3), padding=(1,1), strides=(1,1)
```

```
CONV2D: layout=NCHW, chan=256, kernel=(1,1), padding=(0,0), strides=(2,2)
```

```
CONV2D_TRANSPOSE: ...
```

VTA RISC Micro-Kernels

multiple RISC instructions define a **micro-kernel**,
which can be invoked by a CISC instruction

```
CONV2D: layout=NCHW, chan=128, kernel=(3,3), padding=(1,1), strides=(1,1)
```

```
CONV2D: layout=NCHW, chan=256, kernel=(1,1), padding=(0,0), strides=(2,2)
```

```
CONV2D_TRANSPOSE: ...
```


```
GROUP_CONV2D: ...
```

VTA RISC Micro-Kernels

micro-kernel programming gives us
software-defined flexibility






DCGAN






ResNet50

TVM: Learning-based Deep Learning Compiler



TVM: Learning-based Deep Learning Compiler



High-Level Differentiable IR




TVM: Learning-based Deep Learning Compiler



High-Level Differentiable IR

Tensor Expression IR

TVM: Learning-based Deep Learning Compiler






High-Level Differentiable IR

Tensor Expression IR

LLVM, CUDA, Metal



TVM: Learning-based Deep Learning Compiler



High-Level Differentiable IR

Tensor Expression IR

LLVM, CUDA, Metal

VTA







Edge
FPGA

Cloud
FPGA

ASIC

TVM: Learning-based Deep Learning Compiler



High-Level Differentiable IR

Tensor Expression IR

LLVM, CUDA, Metal

VTA



Edge
FPGA

Cloud
FPGA

ASIC


Optimization

AutoTVM


AutoVTA

Hardware Fleet

TVM: Learning-based Deep Learning Compiler



TVM: Learning-based Deep Learning Compiler



TVM Open Source Community

dmlc / **tvm**


Unwatch 283 Unstar 2,449 Fork 574

Code Issues 41 Pull requests 30 Projects 1 Wiki Insights Settings

Open deep learning compiler stack for cpu, gpu and specialized accelerators <https://tvm.ai> Edit

compiler tensor deep-learning dsl gpu opencl metal performance javascript rocm tvm vulkan spirv Manage topics

1,968 commits 1 branch 4 releases 166 contributors Apache-2.0



TVM Open Source Community

The screenshot shows the GitHub profile for the 'tvm' repository. At the top, it displays the repository name 'dmlc / tvm', a star count of 2,449, a fork count of 574, and options to unwatch, unstar, or fork the project. Below this is a navigation bar with links for 'Code', 'Issues 41', 'Pull requests 30', 'Projects 1', 'Wiki', 'Insights', and 'Settings'. A main heading reads 'Open deep learning compiler stack for cpu, gpu and specialized accelerators' with a link to 'https://tvm.ai'. Below this are several topic tags: 'compiler', 'tensor', 'deep-learning', 'dsl', 'gpu', 'opencl', 'metal', 'performance', 'javascript', 'rocm', 'tvm', 'vulkan', 'spirv', and 'Manage topics'. At the bottom, there are summary statistics: 1,968 commits, 1 branch, 4 releases, 166 contributors, and Apache-2.0 licensing.

Apache governance model: grant project ownership by merit.

11 committers, 29 reviewers, 166 contributors.

Contributed by the community, for the community.

TVM Open Source Community

- Prefer public archivable discussion
- Open RFC discussion
- Bring in new members by merit

<https://docs.tvm.ai/contribute/community.html>

11 commit results in [dmlc/tvm](#) Sort: Best match ▾

[COMMUNITY] new community guideline ([#2077](#)) Verified [7858a1e](#) 🔗

 tqchen committed to [dmlc/tvm](#) 22 days ago ✓

[COMMUNITY] @ajtulloch -> Reviewer ([#2236](#)) [069aa38](#) 🔗

 ZihengJiang authored and tqchen committed to [dmlc/tvm](#) 3 days ago ✓

[COMMUNITY] @masahi -> Committer ([#2252](#)) [57a53ee](#) 🔗

 yzhliu authored and tqchen committed to [dmlc/tvm](#) 5 days ago ✓

[COMMUNITY] @grwlif -> Reviewer ([#2190](#)) Verified [d370f5d](#) 🔗

 tqchen committed to [dmlc/tvm](#) 13 days ago ✓

TVM in Productions







TVM in Productions



- AWS: Deep Learning Compiler in SageMaker Neo.
- Huawei: Compiler support for Ascend AI ASIC Chip.
- FB: caffe2/pytorch automatic optimization on mobile devices.
- <https://sampl.cs.washington.edu/tvmconf/>



TVM: Learning-based Deep Learning Compiler



TVM: Learning-based Deep Learning Compiler



High-Level Differentiable IR





TVM: Learning-based Deep Learning Compiler



High-Level Differentiable IR

Tensor Expression IR

TVM: Learning-based Deep Learning Compiler






High-Level Differentiable IR

Tensor Expression IR

LLVM, CUDA, Metal



TVM: Learning-based Deep Learning Compiler



High-Level Differentiable IR

Tensor Expression IR

LLVM, CUDA, Metal

VTA





Edge
FPGA

Cloud
FPGA

ASIC

TVM: Learning-based Deep Learning Compiler



High-Level Differentiable IR

Tensor Expression IR

LLVM, CUDA, Metal

VTA



Edge
FPGA

Cloud
FPGA

ASIC


Optimization

AutoTVM

AutoVTA

Hardware Fleet

TVM: Learning-based Deep Learning Compiler



TVM: Learning-based Deep Learning Compiler

