Glow

Graph Lowering Compiler for Hardware Accelerators

Nadav Rotem FACEBOOK

() PyTorch

Neural Networks



A NEURAL NETWORK



"Where is my cat?" ←→ "Где моя кошка?"

"Thumbs up!!!11 :)" \longrightarrow fake account!

POPULAR APPLICATIONS

2

A machine learning framework that provides a seamless path from research to production.

PyTorchVision

PyTorchReasoning

PyTorchLanguage

O PyTorch

PyTorchSpeech

PyTorch Tools

def foo(x, t):
 y = x.mm(x)
 print(y) # still works!
 return y + t

x = torch.Tensor([[1,2],[3,5]])
y = torch.Tensor([[3,7],[1,2]])
foo(x, y)

ML at scale

- Facebook has billions of active users.
- Many services at Facebook use Al.
- NNs require lots of compute power.
- CPUs and GPUs are not efficient.

CPUs and GPUs are inefficient

CPUs and GPUs work hard to extract parallelism.

parallelism. Easy to accelerate.

No need to waste power/area on useless features.

Matrix operations are very regular and expose lots of

Accelerators are efficient because they are specialized

- Have many arithmetic execution units.
- Use dedicated local memories.
- Reduce the arithmetic bit-widths.
- Use a specialized programming model.

*Computer Architecture: A Quantitative Approach. [Hennessy, Patterson]. Chapter 7.

Facebook is building ML hardware acceleration ecosystem with partners using the Glow compiler.

cādence°

Qualcomm

Glow Compiler Design

TARGET-SPECIFIC CODE GENERATOR

Compilation pipeline

Performs high-level graph optimizations. Focus on linear-algebra kind of optimizations. Performs low-level IR optimizations. Focus on buffer and memory reuse optimizations. Performs target-specific lowering and optimizations for specific accelerator.

- Static-shaped data-flow graph.
- Enables high-level domain-specific optimizations.
- Example: Change the matrix layout, merge

- Operands are typed pointers to buffers.
- Memory optimizations: Instruction scheduling, Buffer sharing, shortening buffer lifetime.

Low-Level Instructions

Linear instruction-based address-only representation.

```
declare {
  %input = WeightVar float<10 x 5000> mutable
  %rnn_initial_state = WeightVar float<10 x 20> mutab
  %rnn_Whh = WeightVar float<20 x 20> mutable
  %result = WeightVar float<100 x 500> mutable
program {
  X_0 = \text{allocactivation} \{ Ty: float < 10 x 500 > \}
  %X_01 = extracttensor @out %X_0, @in %input { Offse
  %mergeLHS11 = allocactivation { Ty: float<100 x 50</pre>
  %mergeLHS111 = splat @out %mergeLHS11 { Value: 0.00
  %mergeLHS112 = inserttensor @inout %mergeLHS11, @in
  %bigMatMul1_res = allocactivation { Ty: float<100</pre>
  %bigMatMul1 = matmul @out %bigMatMul1_res, @in %mer
  %dealloc10 = deallocactivation @out %mergeLHS11
  %mergedBA = batchedadd @out %bigMatMull_res, @in %b
  %rnn_add_0_res = allocactivation { Ty: float<10 x</pre>
  %fc_dot = matmul @out %rnn_add_0_res, @in %rnn_init
  %fc_add_bias = batchedadd @out %rnn_add_0_res, @in
```


Graph Lowering

- ML frameworks support hundreds of op kinds, implemented in C and CUDA.
- Writing hundreds of ops for accelerators isn't scalable. Glow lowers complex high-level nodes into primitive

nodes.

Automatic Node Generation

- hash, set/get, compare, clone, print, etc.
- Instead of writing the methods in C++ we autogenerate them.

BB.new

- . a
- .a
- . S

Graph Nodes are classes with many methods: ctor,

Node("Convolution")
ddInput("Input")
ddInput("Filter")
ddInput("Bias")
ddMember(MemberType::VectorUnsigned, "Kernels")
ddMember(MemberType::VectorUnsigned, "Strides")
ddMember(MemberType::VectorUnsigned, "Pads")
ddMember(MemberType::Unsigned, "Group")
etDocstring("Performs Convolution using a given Input, Filter, and
"Bias tensors, as well as provided Kernels, Strides,
"and Group.");

Quantization

- Neural networks are resilient and can work with reduced bit-width (i8, fp16 instead of fp32).
- Quantization is the process of converting the network to integer arithmetic.
- Represent a range of real numbers using integers.

real = (integer - offset) * scale

Profile Guided Quantization

- Glow uses profile-guided quantization to estimate the range of each edge in the graph.
- Compiler optimizations eliminate numeric scaleconversion between nodes.

range: -0.5 .. 1.1

- Significantly better performance vs an interpreter
 - Eliminates the dispatching overhead
 - Performs target-specific optimizations
- Just-in-time information allows for better compiler decisions & optimizations
 - Vendor libraries already JIT (CUDA, dnnMKL, libxssm), but one operator at a time
 - JITting the whole graph gives the compiler even more opportunities
- Ability to specialize based on the concrete NN model
 - Most shapes, types and sometimes addresses of memory buffers are constants at the time of JIT compilation

 - Easy for a JIT, but not possible to achieve using any general-purpose libraries!

Why JIT?

• JIT can produce a tailor-made optimized code for the specific values/shapes of some/all parameters

Glow JIT implementation

- CPU backend/JIT is LLVM-based
- Leverages the LLVM's optimizer, code generator and ORC JIT APIs
- Glow low-level IR is translated into LLVM IR and then LLVM backend produces optimized executable code
- A set of specialized optimized math kernels is needed for good performance
 Generating such kernels manually by creating the LLVM IR is very time-consuming and
 - Generating such kernels manually by creat error-prone
 - Instead, Glow uses a library of math kernels ("libjit") written in C and pre-compiled into LLVM bitcode
 - Easy to extend, saves a lot of time and effort

CPU/JIT design

GLOW'S CUSTOM LLVM PASSES

Function specialization

- Specializes library kernels for constant parameters
- Tensor shapes and many other parameters are compile-time constants
- Produces a cloned LLVM IR function where the values of constant parameters are substituted
- Specialization leads to much better performance

EXAMPLE OF AN OPERATION

```
int argmax(float *arr, int n) {
 float maxVal = arr[0];
 int maxPos = 1;
 for (int i = 1; i < n; ++i) {
   if (arr[i] < maxVal) {
     maxVal = arr[i];
     maxPos = i;
 return maxPos;
```

argmax(float*, int): # @argmax(float*, int mov eax, 1 cmp esi, 2 j1 ,LBB0 6 vmovss xmm0, dword ptr [rdi] # xmm0 = mem[0],zero,zero,zero mov r8d, est lea rax, [r8 - 2] add esi, 7 and esi, cmp rax, 7 jae .LBB0 mov eax, mov ecs, test esi, es jne .LBBO 4 jmp .LBB0_6 sub r8, rs mov eax, 1 mov ecx, 1 .LBB0_8; # =>This Inner Loop Header: Depth-vmovss xmm2, dword ptr [rdi + 4*rcx + 4] # xmm2 = mem[0],zero,zero,zer vucomiss xmm0, xmm1 vminss xmm0, xmm1, xmm cmova eax, ecx lea edx, [rcx + 1 vucomiss xmm0, xmm cmovbe edx, eax vminss xmm0, xmm2, xmm0 1ea eax, [rcx + 2] vmovss xmml, dword ptr [rdi + 4*rcx + 8] # xmml = mem[0],zero,zero,zero vucomiss xmm0, xmm1 cmovbe eax, edx vminss xmm0, xmm1, xm lea edx, [rcx + 3] vmovss xmm1, dword ptr [rdi + 4*rcx + 12] # xmm1 = mem[0],zero,zero,zer vucomiss xmm0, xmm1 cmovbe edx, eax vminss xmm0, xmm1, x lea eax, [rcs + 4] vmovss xmml, dword ptr [rdi + 4*rcx + 16] # xmml = mem[0],zero,zero,z vucomiss xmm0, xmm1 cmovbe eax, edx vminss xmm0, xmm1, xm lea edx, [rcx + 5] vmovss xmml, dword ptr [rdi + 4*rcx + 20] # xmml = memi01,zero,zero, vucomiss xmm0, xmm1 cmovbe edx, eax vminss xmm0, xmm1, xmm lea r9d, [rcx + 6] vmovss xmml, dword ptr [rdi + 4*rcx + 24] # xmml = mem[0],zero,zero,zer vucomiss xmm0, xmm1 cmovbe r9d, edx minss xmm0, xmm1, vmovss xmm1, dword ptr [rdi + 4*rcx + 28] # xmm1 - mem[0],zero,zero,zero vucomiss xmm0, xmm1 59 cmovbe eax, r9d vminss xmm0, xmm1, xmm0 61 add rcs, 8 62 cmp r8, rex 63 jne .LBB0 8 64 test esi, esi 65 je .LBB0_6 66 .LBB0 4: 67 neg rsi 68 .LBB0 5: # =>This Inner Loop Header: Depth 69 vmovss xmml, dword ptr [rdi + 4*rcx] # xmml = mem[0],zero,zero,zero vucomiss xmm0, xmm1 cmova eax, ecx vminss xmm0, xmm1, xmm0

73 add rcs, 1

UNSPECIALIZED CODE

SPECIALIZED CODE

SPECIALIZE FOR N == 256

- ✓ Runtime checks are eliminated
- ✓ Control flow is simplified
- ✓ Smaller code
- ✓ Faster execution

Stacking of kernels

- Many tensor operations are element-wise, e.g. add, max, mul
 - There are often chains of such operations like sub(z, mul(x, y))
- Sequential execution of these operations traverses the whole tensor every time and trashes the cache
- Instead, Glow generates LLVM IR for a stacked kernel where all those operations are performed on each element of a tensor during a single tensor traversal

MULTIPLE KERNELS DOING TENSOR TRAVERSALS

```
for (unsigned i = 0; i < n; ++i) {
  dest1[i] = lhs1[i] * rhs[i];
for (unsigned i = 0; i < n; ++i) {
  dest2[i] = lhs2[i] - dest1[i];
```

SINGLE KERNEL DOING TENSOR TRAVERSAL

KERNEL STACKING

```
for (unsigned i = 0; i < n; ++i) {
  float tmp1 = lhs1[i] * rhs[i];
  dest1[i] = tmp;
  dest2[i] = lhs2[i] - tmp1;
```

AOT and debugging support

- Ahead-of-time (AOT) compilation
 - Save the LLVM generated machine code for a NN model as a selfcontained object file
 - Interesting e.g. for deployments on mobile and memory-constrained devices
- Debugging support
 - Glow emits LLVM debug information for NN models
 - Debugging is done in terms of Glow IR instead of machine code

PLE OF A DEBUGGING SESSION USING LLDB

Process 95176 stopped * thread #1, queue = 'com.apple.main-thread', stop reason frame #0: 0x00000000000015f8 resnet50`resnet50 [inline 162 %gpu_0/res4_4_branch2a__1024 = cpuconvdkkc8 282 Kernel: 1, Stride: 1, Pad: 0, Depth: 256} 163 %relu__1089 = cpumaxsplat @out %gpu_0_res4_4 283 164 %gpu_0_res4_4_branch2b__1026_res = allocacti 284 165 %gpu_0/res4_4_branch2b__1026 = cpuconvdkkc8 -> 285 ernel: 3, Stride: 1, Pad: 1, Depth: 256} 166 %dealloc37 = deallocactivation @out %gpu_0_r 286 167 %relu__1090 = cpumaxsplat @out %gpu_0_res4_4 287 168 %gpu_0_res4_4_branch2c_bn__786_res = allocad 288 @in 173, @out 171 Target 0: (resnet50) stopped. (lldb) p &gpu_0_res4_4_branch2a__1024_res (lldb) p &conv_filter__1025 (float (*)[32][3][3][256][8]) \$1 = 0x00000001020f4210(lldb) p conv_filter__1025[1][2][2][100][5] (float) \$2 = 0.15751867 (lldb) p conv_filter__1025[1][2][2][100] (float [8]) \$3 = ([0] = 0.032105349, [1] = -0.0109192021,(11db)

Over the image of the set of the

- Accelerators have many processing elements (PEs)
- Usually no caches, no out-of-order execution
- Accelerators have multiple memory banks with different properties in terms of size and access speed: DRAM, SRAM, scratchpads, etc
 - Memory in all memory banks needs to be managed explicitly
 - Data transfers between some memory banks is possible only by means of explicit DMA commands
- Instructions may have requirements on the memory banks to be used for their operands and on the memory layout of their operands

Static memory allocation

- Memory can't be 'malloc'-ed on the HW accelerator
- Glow compiler has to manage and allocate the on-device memory statically
 - Allocation is performed for each memory bank
- Live buffers are allocated and freed.
- Scheduler and IR optimizer reduce memory pressure and shorten buffers lifetime.

Memory management strategy

- scratchpads
- Try to keep data in fast memory banks as long as possible
- Evict data from fast memory banks only if it cannot be avoided
 - Often involves explicit DMA transfers
- Minimize the cost of evictions, i.e. slow data transfers between memory banks

- memory banks == register spilling
- But there are differences:
 - Buffers have different varying sizes
 - Evicting buffers from fast memory banks is expensive, often involves DMA data transfers
 - Cost of eviction is proportional to the amount of data to be transferred!

• Ensure that buffer operands are loaded into the required memory banks, usually into fast

s, it is rather similar to **register allocation**!!!

• The analogy is: buffers == virtual registers, fast memory banks == physical registers, eviction from fast

Ċ

How to achieve the best performance?

- Keep the processing elements always busy
- Hide latency of memory accesses
 - Use pre-fetching
 - Intermix data-fetching and computation
- Partition data to fit into accelerator's memory banks and process it in parallel
 - e.g. scatter/gather approach
- Reduce the amount of data transfers
 - Between accelerator RAM and fast memory banks
 - Between the host and accelerator RAM
- Use a good scheduling algorithm

EXAMPLE: POSSIBLE CODE TO PERFORM CONVOLUTION

Set DMA mode to stride [0x0, 0x0, 0x400, 0x400, 0x0, 0x0] Start DMA request for block #1 into SRAM address 0xA000 Start DMA request for block #2 into SRAM address 0x0B800 Start DMA request for block #3 into SRAM address 0xFF0000 Configure the state of activation unit to 'RELU'

Wait for #1 and #2

Start Matrix Multiplication on #1 and #2 to SRAM 0xD0000 Wait for #3

Start Matrix Multiplication on #1 and #3 to SRAM 0xD0400 Start DMA request for block #4 into address SRAM 0xFF0000 Wait for #4

Start Matrix Multiplication on #1 and #4 to SRAM 0xA0400 Configure the state of activation unit to lookup table from address SRAM 0xB0400

- Glow is a machine learning compiler for accelerators.
- We are working with hardware partners on opening ML acceleration.
- We rely on LLVM in many parts of the compiler.
- Lot's of hard problems to solve. Facebook is hiring. ;)

Participate on GitHub Glow: Compiler for Neural Network Hardware Accelerators https://github.com/pytorch/glow

arXiv publication Glow: Graph Lowering Compiler Techniques for Neural Networks https://arxiv.org/abs/1805.00907

@Scale 2018 Keynote Glow: A community-driven approach to AI https://atscaleconference.com/videos/scale-2018-keynote-glow-a-community-driven-approach-to-ai/

facebook

RSVP

Tuesday, March 19, 9:30am GLOW SUMMIT 2019

The Read of States and a state of the state

Thank you