



Ultra-Thin Chips

- A New Paradigm in Si Technology -

Joachim N. Burghartz

INSTITUT FÜR MIKROELEKTRONIK STUTT GART

- **Ultra-thin chips: the paradigm shift**
- **Applications of ultra-thin chips**
 - Traditional, recent and potential future applications
 - 3D ICs: Overcoming a bottleneck in CMOS scaling
 - Systems-in-Foil (SiF): enabler for new applications
- **Ultra-thin chip fabrication**
 - Post-process wafer thinning
 - Thin chips based on SOI
 - Chipfilm™ technology
- **Characteristics of ultra-thin chips**
 - Warpage of thin chips
 - Mechanical stability of thin chips
 - Apparently anomalous piezoresistive effect
- **Constraints for circuit design**
- **Conclusions**

- **Thick chips and wafers (conventional)**

- **300 μm – 1000 μm :**

- Mechanically stiff and stable



- **Thin chips and wafers (conventional)**

- **100 μm – 300 μm :**

- Mechanically stiff with limited stability

- Reduced thermal resistance



- **Ultra-thin chips and wafers**

- **50 μm – 100 μm :**

- Limited stiffness and limited stability

- **10 μm – 50 μm :**

- Flexible with good stability

- **< 10 μm :**

- Flexible with good stability

- Optically transparent




- **Mechanical**
 - **Warping, curl-up**
 - **Young's modulus may deviate from bulk-Si value!**
 - Rough edges, e.g. from dicing
 - Rough backside, e.g. from polishing
 - Topographic frontside from layer depositions
- **Electrical**
 - **Piezoresistive effect**
 - **Backgate effects**
- **Optical**
 - **Absorption spectrum limited**
 - **Back-surface effects**
- **Thermal**
 - **Bi-material displacement**

- **Front-end processes**
 - Handle/carrier substrates needed
 - Overheating effects (high-dose implant, RTP)
- **Back-end processes**
 - Excessive warpage from stress in interconnect layer stack
- **Packaging and assembly**
 - Edge chipping in dicing processes
 - Chip detachment from tape and transfer in assembly
 - Chip attachment to package
 - Mechanical pressure in wire bonding processes

- Ultra-thin chips: the paradigm shift
- **Applications of ultra-thin chips**
 - Traditional, recent and potential future applications
 - 3D ICs: Overcoming a bottleneck in CMOS scaling
 - Systems-in-Foil (SiF): enabler for new applications
- Ultra-thin chip fabrication
 - Post-process wafer thinning
 - Thin chips based on SOI
 - Chipfilm™ technology
- Characteristics of ultra-thin chips
 - Warpage of thin chips
 - Mechanical stability of thin chips
 - Apparently anomalous piezoresistive effect
- Constraints for circuit design
- Conclusions


Applications of Ultra-Thin Chips




- Ultra-thin chips: the paradigm shift
- **Applications of ultra-thin chips**
 - Traditional, recent and potential future applications
 - **3D ICs: Overcoming a bottleneck in CMOS scaling**
 - Systems-in-Foil (SiF): enabler for new applications
- Ultra-thin chip fabrication
 - Post-process wafer thinning
 - Thin chips based on SOI
 - Chipfilm™ technology
- Characteristics of ultra-thin chips
 - Warpage of thin chips
 - Mechanical stability of thin chips
 - Apparently anomalous piezoresistive effect
- Constraints for circuit design
- Conclusions

Bottlenecks in CMOS Scaling

Chip power



Interconnect Delay






3D chip stacking:

- Shorter interconnects
- Relaxed device dimensions
- Power-delay tradeoff (?)

Transistor

- Subthreshold slope
- Gate oxide thickness
- Shallow junctions
- # dopants in channel
-






- Smaller interconnect *RC* delays through shorter wires !
- Higher process yield through smaller chip area !


Wafer-to-wafer

1. CMOS integration




2. Wafer thinning

→ Minimum thickness?




3. Through-chip vias

→ Via diameter?




4. Wafer attachment

→ Process yield?




Chip-to-wafer and Chip-to-Chip

1. CMOS chip




2. Chip thinning

→ Throughput?




3. Through-chip vias




4. Chip attachment

→ Throughput?

→ Process yield!



Via Formation for VSI – *Via Metal Filling*




Source: FhG-IZM

- More than 10:1 aspect ratio is difficult to achieve !
- Need for ultra-thin chips postulated on ITRS Roadmap

- Ultra-thin chips: the paradigm shift
- **Applications of ultra-thin chips**
 - Traditional, recent and potential future applications
 - 3D ICs: Overcoming a bottleneck in CMOS scaling
 - **Systems-in-Foil (SiF): enabler for new applications**
- Ultra-thin chip fabrication
 - Post-process wafer thinning
 - Thin chips based on SOI
 - Chipfilm™ technology
- Characteristics of ultra-thin chips
 - Warpage of thin chips
 - Mechanical stability of thin chips
 - Apparently anomalous piezoresistive effect
- Constraints for circuit design
- Conclusions

Warehouse storage




Roll-to-roll assembly



Department store sales




Low-cost printing






Source: Metro



Source: Unidym



Source: NXP



Thin Film Electronics

- **Pro:** devices widely spaced
- **Con:** low integration density
- **Pro:** flexibility



Si Integration

- **Con:** devices on chip
- **Pro:** high integration
- **Con:** thick Si chips


- ↓
- **Pro:** thin, flexible chips !

Source: FhG-IZM

→ Hybrid systems-in-foil = combining technologies with complementary merits!


- Ultra-thin chips: the paradigm shift
- Applications of ultra-thin chips
 - Traditional, recent and potential future applications
 - 3D ICs: Overcoming a bottleneck in CMOS scaling
 - Systems-in-Foil (SiF): enabler for new applications
- **Ultra-thin chip fabrication**
 - Post-process wafer thinning
 - Thin chips based on SOI
 - Chipfilm™ technology
- Characteristics of ultra-thin chips
 - Warpage of thin chips
 - Mechanical stability of thin chips
 - Apparently anomalous piezoresistive effect
- Constraints for circuit design
- Conclusions

Chipfilm™




Additive process

Subtractive processes




Wafer back thinning



SOI layer transfer


- Ultra-thin chips: the paradigm shift
- Applications of ultra-thin chips
 - Traditional, recent and potential future applications
 - 3D ICs: Overcoming a bottleneck in CMOS scaling
 - Systems-in-Foil (SiF): enabler for new applications
- **Ultra-thin chip fabrication**
 - **Post-process wafer thinning**
 - Thin chips based on SOI
 - Chipfilm™ technology
- Characteristics of ultra-thin chips
 - Warpage of thin chips
 - Mechanical stability of thin chips
 - Apparently anomalous piezoresistive effect
- Constraints for circuit design
- Conclusions

Wafer Back-Thinning: Process Sequence




→ Economically practical wafer thickness $>50 \mu\text{m}$! (NXP)

Die Strength (Ball Ring Method), 75 μm 10x10 mm²




→ Fast grinding processes introduce more defects than slow etch processes

→ Combination of fast grinding followed by defect removal steps





Ball-Ring-Method

75 μm 10x10 mm²



3-Point-Method

75 μm 10x10 mm²





Source: PVA-TePla

→ Surface and edge quality of thin chips affect mechanical stability


Manufacture and transfer of 20 μm thin chips



Prepare front side grooves by etching or sawing



Reversible bonding onto carrier and wafer thinning



Chip separation by wafer thinning, transfer of thin dies




Wafer thinning: Grinding, etching, polishing

→ Improved edge quality and thus mechanical stability



Source: FhG-IZM

- Ultra-thin chips: the paradigm shift
- Applications of ultra-thin chips
 - Traditional, recent and potential future applications
 - 3D ICs: Overcoming a bottleneck in CMOS scaling
 - Systems-in-Foil (SiF): enabler for new applications
- **Ultra-thin chip fabrication**
 - Post-process wafer thinning
 - **Thin chips based on SOI**
 - Chipfilm™ technology
- Characteristics of ultra-thin chips
 - Warpage of thin chips
 - Mechanical stability of thin chips
 - Apparently anomalous piezoresistive effect
- Constraints for circuit design
- Conclusions

Philips's Circonflex Technology



Accidental detachment of Si-on-Glass
Lead to Philips's Circonflex technology




Source: R. Dekker, Philips

- Ultra-thin chips: the paradigm shift
- Applications of ultra-thin chips
 - Traditional, recent and potential future applications
 - 3D ICs: Overcoming a bottleneck in CMOS scaling
 - Systems-in-Foil (SiF): enabler for new applications
- **Ultra-thin chip fabrication**
 - Post-process wafer thinning
 - Thin chips based on SOI
 - **Chipfilm™ technology**
- Characteristics of ultra-thin chips
 - Warpage of thin chips
 - Mechanical stability of thin chips
 - Apparently anomalous piezoresistive effect
- Constraints for circuit design
- Conclusions


Chipfilm™ Wafer

Buried cavities



CMOS Process


Device integration



Trench & Test


Anchor structures

- lateral (Chipfilm™-I)
- vertical (Chipfilm™-II)



Pick, Crack & Place™

Chip singulation



IEDM 2006 Late News: Introduction of Chipfilm™-I

IEDM 2010: Introduction of Chipfilm™-II

Since July 2008: Joint development with Robert Bosch GmbH


Chipfilm™ vs. Back-Thinning

Pre-Process


CMOS

Assembly

Standard wafer thinning



Wafer thinning for very thin chips




Chipfilm™ Technology




Step1:


- **Anodic etching of a Si wafer**
 - Dual porous Si formation
 - Masking through n^+ doping



Step2:

- **Sintering in oxygen-free ambient**
 - Silicon reflow
 - Fine porous Si → Nano grains
 - Coarse porous Si → Buried cavity





- **Chipfilm™ -I** *IEDM 2006*

- Continuous cavity
- Lateral anchors



Pros:


+ Thickness limit < 20μm

Cons:

- Surface steps (~ 200nm)
- Predefined chip size

- **Chipfilm™ -II** *IEDM 2010*


- Discontinuous cavity
- Vertical anchors



Pros:


- + Thickness limit < 20μm
- + High planarity ($r_{avg} \sim 7\text{nm}$)
- + Generic wafer substrate

- **Pre-process module (I)**
 - n-implant
 - anodic etching
 - thermal annealing
 - epitaxial growth
- **Device Integration**
- **Post-process module**
 - Trench etching
 - Chip detachment



- **Pre-process module (I)**

- n-implant
- anodic etching
- thermal annealing
- epitaxial growth



- **Device Integration**

- **Post-process module**

- Trench etching
- Chip detachment

- **Pre-process module (I)**

- n-implant
- anodic etching
- thermal annealing
- epitaxial growth

- **Device Integration**

- **Post-process module**

- Trench etching
- Chip detachment

