

Franco Maloberti

franco.maloberti@unipv.it



OUTLINE

- Introduction
- Managing the noise power budget
- Challenges of State-of-the-art Technologies
 - Analog Power-aware Design
- Design examples
- Digital Assisted Analog
 - Conclusions

Introduction



RATIONALE

- In the fast growing electronic world, analog integrated circuits continue playing an important role for sensing and networking, security and safety, healthcare medical and life science, entertainments and education, and many other applications.
- Two important and essential features of many modern systems are connectivity and portability.
- Low power, or better micro-power design is very important because having a long battery life or even ensuring battery-less operation are essential features. The reduction of the supply voltage is not imposed by just an evolving IC technology but also by the need of minimum power consumption.
- Therefore, low-voltage analog and A/D design is an important research topic.

Introduction



Research for future needs

Technology advancements and the electronics market evolution more and more favor applications with nomadic features:

- * Limited power refueling;
- * Autonomous operation (no power specifically provided with capability to acquire the power that needs and modulate its activity depending on the available power budget).

Nomadic electronics impose an optimum trade-off between power and performance \Rightarrow Minimum power and its aware use.

Hot Topics

- ★ Ultra-low power analog conditioning;
- ★ Ultra-low power data conversion;
- ⋆ Power aware digital design;
- ★ Re-design of basic digital cells and power optimization of algorithms.
- ★ Portable Power Management.

Introduction



HOW TO MEASURE THE POWER EFFECTIVENESS?





OUTLINE

- Introduction
- Managing the power budget
- Challenges of State-of-the-art Technologies
- Analog Power-aware Design
- Design examples
- Digital Assisted Analog
 - Conclusions



THE RESOLUTION OF A DATA CONVERTER IS NOT MEANINGFUL

The bits just represent the accuracy of an ideal conversion system

The true parameter is the ENoB (effective number of bit)
 Or the SNR

 $SNR = 6.02 \cdot ENoB + 1.76$

That, for a given V_{DD} define V_{FS} and estimate the allowed noise power

$$V_{noise,Tot}^2 = \frac{V_{FS}^2}{8 \cdot 10^{SNR/10}}$$

The noise power gives the available noise budget for the various noise sources.



The key issue is to properly assign the available noise budget to the various noise sources

- Quantization noise
- □ Sampling noise
- Speed related noise

□ Interference (power of tones)

Board-level noise

Quantization

$$V_Q^2 = \int_{f_1}^{f_1 + f_B} v_Q^2 |NTF(f)|^2 df \qquad f_1 < f_{in} < f_1 + f_B$$



□ Sampling noise

$$V_{Samp}^2 = \alpha \frac{kT}{C_s} \frac{1}{OSR} \qquad f_1 < f_{in} < f_1 + f_B$$

- ∠ Assumes that the sampling noise is not shaped
- $\checkmark \alpha > 2$ depends on the noise contributed by the op-amp or due to multiple sampling
- □ Speed related noise

∠ Clock jitter

$$V_{ji}^{2} = \frac{V_{FS}^{2}}{8} 2\pi (f_{1} + f_{B})^{2} \delta_{ji}^{2} \frac{1}{OSR} \qquad f_{1} < f_{in} < f_{1} + f_{B}$$



❑ Speed related noise ∠ Sub-harmonic tones

$$V_{harm}^2 = \sum_i V_{tone,i}^2$$

□ Interference/substrate noise V²_{sub}
 ∠ White noise floor X f_B
 ∠ Tones

□ Board level noise V_{board}^2 ∠ Give a small part of the budget to this term



$$V_{noise,Tot}^{2} = V_{Q}^{2} + V_{Samp}^{2} + V_{ji}^{2} + V_{harm}^{2} + V_{sub}^{2} + V_{board}^{2}$$

- Estimate the last three terms (to be kept to the minimum with a careful execution)
- Calculate the residual noise available and assign it ...
 ∠ At low frequency V²_{ji} is negligible (unless CT-ΣΔ)
 ∠ Little budget to V²_{samp} means increasing power
 - ∠ Little budget to V_Q^2 means more bit or higher noise shaping.

How to allocate the noise budget?





IMS University of Pavia





- Introduction
- Managing the power budget
- Challenges of State-of-the-art Technologies
 - Analog Power-aware Design
- Design examples
- Digital Assisted Analog
 - Conclusions



$\hfill\square$ Increase of speed $\hfill \ensuremath{ \Rightarrow \ }$ process f_T of CMOS





□ Transconductance at saturated carrier velocity

$$I_D = (\alpha W C_{ox} V_{ov}) v_{sat} \qquad g_m = \alpha W C_{ox} v_{sat}$$

Increase the width

and/or enlarge the transistor With a 65 nm

technology





□ Intrinsic gain





Use of high-k oxides causes much more 1/f



Yuri Yasuda et al. 2006 Symposium on VLSI Technology

Parameters of DSM Transistors



□ Matching

$$\frac{\Delta p^2}{p^2} = \frac{A_p^2}{WL} + S_p^2 d^2$$



IMS University of Pavia

Matching Parameter and Matching





IMS University of Pavia



OUTLINE

- Introduction
- Managing the power budget
- Challenges of State-of-the-art Technologies
 - Analog Power-aware Design
- Design examples
- Digital Assisted Analog
 - Conclusions



DESIGN STRATEGIES

- Double sampling or Op-amp sharing
 - Bandwidth of the Op-amp must be a bit higher
 - No time for the virtual ground settling
 - Feedback factor can be time variant
 - □ Power saving is about 0.3 P_{op}.





IMS University of Pavia

21

amp



Use less Op-amp than the order $\Sigma\Delta$



- The adding node requires using one op-amp
- The integration block is 1/(1-2z⁻¹+z⁻²)=1/(1-z⁻¹)²
- The NTF is (1-z⁻¹)²
- Mismatch in capacitances moves the NTF zeros
- Solution suitable for medium resolution and low OSR



More bit or higher OSR in $\Sigma\Delta$ architectures

- Multi-bit helps in reducing the power consumption:
 - Second order -> double the clock to get 2.5 extra bit
 - Doubling the clock means more than doubling the power
 - 2.5 bit means 2^{2.5}x = 5.6x the number of levels used in the ADC and DAC (5.6x comparators)
- Consider a second order $\Sigma\Delta$ with a 2-bit DAC
 - $P_{op-amp}=1 \text{ mW}; P_{comp}=30 \mu W$
 - $P_{\Sigma\Delta} = 2 \cdot P_{op-amp} + (2^2 1) \cdot P_{comp} + P_{dig} \approx 2 + 0.09 + 0.1 = 2.2 \text{ mW}$
 - Doubling the clock frequency
 - $P_{op-amp}=2 \text{ mW}; P_{comp}=40 \text{ }\mu\text{W}; P_{\Sigma\Delta}=4.25 \text{ }\text{mW}$
 - Using 5.6x comparators (4.5-bit) (and a bit more digital)
 - $P_{\Sigma\Delta}=2 \cdot P_{op-amp}+22 \cdot P_{comp}+P_{dig} \approx 2+0.66+0.15 = 2.8 \text{ mW}$



N-path and NTF Synthesis

- The motivation of this approach is
 - Reduction of power consumption
 - Obtain convenient NTF
- Basic structure is a set of $\Sigma\Delta$ modulators running at f_{ck}/N that are used in an N-path arrangement



- The op-amps run at half clock frequency; we have two op-amps
 - The NTF can be modified adding new terms



Design of suitable building blocks

- The use of well established scheme can be non-optimal
 - Op-amps linearity and gain really necessary?
 - Existing comparator architecture are optimal?
 - Can we trade speed with accuracy even at the block level?
- Look at the reference generator power needs
- Use of digital methods to relax the block specs



OUTLINE

- Introduction
- Managing the power budget
- Challenges of State-of-the-art Technologies
 - Analog Power-aware Design
 - Design examples
- Digital Assisted Analog
 - Conclusions



Examples

- Band-pass Sigma Delta
- Sigma-Delta for DVB-H
- Low-power SAR Design



Band-pass Sigma-Delta

Use of N-path and NTF synthesis





How to obtain band-pass response



I. Galdi, E. Bonizzoni, P. Malcovati, G. Manganaro, F. Maloberti: "40 MHz IF 1 MHz Bandwidth Two-Path Bandpass $\Sigma\Delta$ Modulator with 72 dB DR Consuming 16 mW" IEEE Journal of Solid-State Circuits, July 2008, pp. 1648-1656.

Band-pass Sigma Delta



Path structure

> Second-order $\Sigma\Delta$ and extra term



Band-pass Sigma Delta



 $\square Modified 2-nd order \Sigma\Delta$

$$H_{1}(z) = \frac{1}{1+z^{-1}}; \ H_{2}(z) = \frac{z^{-1}}{1+z^{-1}}$$

Cross coupling
 Realize the missing terms

$$[2z^{-1}(1+z^{-2})]$$

- Op-amp sharing
 - First integrator
 - Second integrator
- Obtain split zeros
 - With suitable coefficients
 - Reduced gains





□ Implementation technology:

> 0.18-µm single-poly 5-metal CMOS technology



Band-pass Sigma Delta



Experimental Results

- □ SNR = 65.1 dB
- **D**R = 72 dB
- $\square BW = 1MHz$
- \Box F_s= 120 MHz
- □ IF = 40 MHz
- □ BW = 1 MHz
 > DR = 72 dB
- □ BW = 2 MHz
 > DR = 69 dB
- $\square BW = 4 MHz$
 - ➢ DR = 50 dB





Obtained Experimental Results

F _s	60 MHz (x 2)		
IF	40 MHz		
Voltage References	± 0.5 V		
Signal Bandwidth	up to 4 MHz		
Peak SNR	65.1 dB @ 1 MHz Band		
Active Area	0.44 mm ²		
Supply Voltage	1.8 V		
Power Consumption	16 mW		
IMD	68 dB _c		
DR	72 dB @ 1 MHz Band		



Scaling (to satisfy the power need) of the architecture





E. Bonizzoni, A. Pena Perez, F. Maloberti, M. Garcia-Andrade: "Third-Order $\Sigma\Delta$ Modulator with 61-dB SNR and 6-MHz Bandwidth Consuming 6 mW"; ESSCIRC 2008, pp. 218-221.



REDUCTION OF THE NUMBERS OF OP-AMPS

Basic 3rd Order $\Sigma \Delta$ Modulator, OSR=8:

- 3 Integrators without delay.
- NTF = $(1-z^{-1})^3$.
- Feed-forward path (Limit 1st Op-amp Swing).
- 5-bit Quantizer.







Feedback input 3rd Op-amp is moved at the input 2nd Op-amp.





REDUCTION OF THE NUMBERS OF COMPARATORS

2nd STEP

B.

Use a 5-bit quantizer with reduced input range.

Is more convenient to quantize

 $V_o(n) - V_{o,Q}(n-1)$ Previous quantization



 ✓ Considering a 5-bit quantizer the number of comparators decreases from 31 to 18.



REDUCTION OF THE NUMBERS OF COMPARATORS B Feedback input Quantizer is moved 3rd STEP **Operation:** at the input Double Integrator. $-(2-z^{-1})-(1-z^{-1})^2=-3(1-z^{-1})-z^{-2}$ Double Integrator Integrator I 5-bit In • Out $1 - Z^{-1}$ $(1-z^{-1})^{2}$ \mathbf{Z}^{-1} 2-z-1 Also can be moved The SR of the 2nd Op-amp is relaxed. **Double Integrator** Integrator 1 5-bit In • Out Z^{-1} $1-z^{-1}$ $(1-z^{-1})^2$ Z^{-1} Z^{-2} 3 Digitally Implemented **IMS University of Pavia** 40





- Input of the Double Integrator uses two DACs:
- " Avoid interferences.
- Reduce the Digital Processing.
- χ Additional Power: 15% of the total.





Feature	First Integrator	Double Integrator			
Supply Voltage	1.8-V	1.8-V			
Bandwidth	580-MHz	890-MHz			
Slew-Rate	300-V/μs	400-V/μs			
Gain	51-dB	48-dB			
Power Consumption	1.9-mW	2.4-mW			

TABLE I OD_ANDO DEDEODMANICE





CHIP MICROPHOTOGRAPH Third-Order $\Sigma\Delta$ Modulator

Technology:	0.18-µm CMOS Double poly
Metal Levels:	5
Active Area:	0.32 μm²
Package:	40-pins LLP
Power Supply:	1.8V





[4] P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, P. Cusinato, and A. Baschirotto, **"Behavioral Modeling of Switched-Capacitor Sigma-Delta Modulators"**, IEEE Trans. on Circuits and Systems – I: Funamental Theory and Applications, vol. 50, no. 3, pp. 352-364, March 2003.

TABLE II. PERFORMANCE SUMMARY			
Sampling Frequency	96 MHz		
Supply Voltage	1.8 V		
Full-Scale Input Signal600 mV p.p			
Signal Bandwidth	6 MHz		
Peak SNDR	60.7 dB		
Active Area	0.32 μm²		
Power Consumption	6.18 mW		
FoM	0.59 pJ/Conversion		



Low-power SAR Design



Use of time-domain comparator





LOW power is the most relevant design concern for battery-powered mobile applications.

Since the ADCs operate at 10s of MS/s with 10b to 12b, the pipeline ADC is the commonly used architecture because of its power efficiency.

Recently, the successive approximation resistor (SAR) architecture has re-emerged as a valuable alternative to the pipelined solution.

The techniques used for low speed can be re-used for high speed.

This example is a state-of-the-art FOM low speed.

Low Power SAR





IMS University of Pavia

Low Power SAR



Use of unity attenuation capacitor and V2T comparator



A.Agnes, E. Bonizzoni, P. Malcovati, F. Maloberti: "A 9.4-ENOB 1V 3.8µW 100kS/s SAR ADC with Time-Domain Comparator"; ISSCC 2008, pp. 246-247.

Low-Power SAR









	[3]	[4]	[5]	[6]	[7]	This Work
Technology	0.18 µm	90 nm	0.18 µm	90 nm	0.18 µm	0.18 µm
Supply Voltage	1 V	1 V	0.83 V	1 V	0.6 V	1 V
Sampling Rate	100 kS/s	20 MS/s	111 kS/s	40 MS/s	100 kS/s	100 kS/s
ENoB	10.55	7.8	7.46	8.56	8.7	9.4
ower Consumtion	25 μW	290 µW	1.16 µW	820 μW	1.3 μW	3.8 µW
FoM	167 fJ/cl.	65 fJ/c1.	60 fJ/c1.	54 fJ/cl.	31 fJ/c1.	56 fJ/c1.



OUTLINE

- Introduction
- Managing the power budget
- Challenges of State-of-the-art Technologies
- Analog Power-aware Design
- Design examples
- Digital Assisted Analog
 - Conclusions



- The real advantage of thin line-width technologies is the huge number of transistors available with which we can perform complex digital functions and dynamically store huge data
- Foreground (or offline) calibration, that uses specific time-slots for calibration, and background calibration (or online), that performs the circuit calibration during the normal operation of the circuit
 - ∠ Background calibration is more complex than foreground because it requires to ensure normal operation together with calibration.
 - ∠ There are two main approaches: the use of circuit redundancy or the use of test terms added to the signal.



ADC Energy versus Digital Energy

- Interesting metric to look at
 - How many digital gates can you toggle for the energy needed in one A/D conversion?
- Example
 - Standard digital gates (NAND2) in 0.13mm CMOS consume about 6nW/Gate/MHz
 - · Energy/Gate = 6fJ
 - State-of-the-art 10-bit ADC consumes 0.1mW/MSps
 - Energy/Conversion = '0.1nJ
 - Energy equivalent number of gates
 - 16.7K

Digital Control of Analog Circuits



Digitally Assistant Analog

- ∠ The digital assistant analog techniques are now in an infancy phase.
- It is expected that the method will significant grow for helping, in addition to digital calibration, the analog designer in facing the limits of DSM technologies



Digital Control of Analog Circuits







OUTLINE

- Introduction
- Managing the power budget
- Challenges of State-of-the-art Technologies
- Analog Power-aware Design
- Design examples
- Digital Assisted Analog

Conclusions



- Portable and autonomous applications need power efficient data converters
- Solutions involve architecture optimization, trade-off and, it may be, choice of the optimal technology
- Remember that the optimum can require extra-bit in the quantizer to compensate for power and speed needs
- Examples are just examples and not an indication of a unique path to find the optimum
- Consider more and more the advantages offered by the digital processing at zero cost.





IMS University of Pavia