

# Integrated Circuit Design with Nano-Electro-Mechanical Switches


---

Elad Alon<sup>1</sup>, Tsu-Jae King Liu<sup>1</sup>,  
Vladimir Stojanovic<sup>2</sup>, Dejan Markovic<sup>3</sup>

<sup>1</sup>University of California, Berkeley

<sup>2</sup>Massachusetts Institute of Technology



<sup>3</sup>University of California, Los Angeles



**UCLA**



---

# CMOS is Scaling, Power Density is Not





- $V_{dd}$  and  $V_t$  not scaling well  $\rightarrow$  power/area not scaling

# CMOS is Scaling, Power Density is Not



- ❑  $V_{dd}$  and  $V_t$  not scaling well  $\rightarrow$  power/area not scaling
- ❑ Parallelism to improve throughput within power budget


# Where Parallelism Doesn't Help




- ❑ **CMOS circuits have well-defined minimum energy**
  - Caused by leakage and finite sub-threshold swing
  - Need to balance leakage and active energy
- ❑ **Limits energy-efficiency, no matter how slowly the circuit runs**

# What if There Was No Leakage?

Energy/op vs. Vdd



Measured MEM Switch  $I_D$ \*



- ❑ Vdd decreases  $\rightarrow$  energy decreases
- ❑ Mechanical switch offers near infinite sub-threshold slope and no leakage current

\*R. Nathanael *et al.*, "4-Terminal Relay Technology for Complementary Logic," *IEDM 2009*



# Outline

---

- ❑ **Digital Circuit Design with NEM Relays**
  - Relay device/circuit basics
  - Comparisons to CMOS
  - Device implications
  
- ❑ **Analog/Mixed-Signal Design with Relays**
  
- ❑ **Looking Forward and Conclusions**

F. Chen *et al.*, “Integrated Circuit Design with NEM Relays,” *ICCAD 2008*

# Switch Structure & Operation



A-A' cross-section: *off-state*



A-A' cross-section: *on-state*

Open Switch ("OFF"):


$$|V_{gb}| < V_{po} \text{ (pull-out voltage)}$$

Closed Switch ("ON"):

$$|V_{gb}| > V_{pi} \text{ (pull-in voltage)}$$

R. Nathanael et al., "4-Terminal Relay Technology for Complementary Logic," *IEDM 2009*


# NEM Relay as a Logic Element



- ❑ **4-terminal design mimics MOSFET operation**
  - Electrostatic actuation is ambipolar
- ❑ **Non-inverting logic is possible**
  - Actuation independent of source/drain voltages





# NEM Relay Model



- **Lumped Verilog-A model for circuit sims:**
  - **Mechanical dynamics:** spring ( $k$ ), damper ( $b$ ), mass ( $m$ )
  - **Electrical parasitics:** non-linear gate-body ( $C_{gb}$ ), gate-channel ( $C_{gc}$ ), and source/drain-body cap ( $C_{s,db}$ ), contact ( $R_{cs,d}$ )


# Relay Characteristics



- Lumped model matches measurements
- Use calibrated models for circuit design

# Relay Scaling

- **Constant E-field: mechanical delay and  $V_{PI}$  scale linearly\***
  - Assuming surface forces scale – more later




- **For a 90nm device:  $V_{PI} \sim 200\text{mV}$ ,  $t_{PI} \sim 10\text{ns}$  @  $V_{dd} = 1\text{V}$** 
  - (cantilever beam with  $W = 90\text{nm}$ ,  $H = 90\text{nm}$ ,  $t_{gap} = 10\text{nm}$ ,  $L = 2.3\mu\text{m}$ )
- **Seems “large” and “slow” vs. CMOS, but...**


\*H. Kam *et al.*, “Design and Reliability of a Micro-Relay Technology...,” *IEDM 2009*

# Digital Circuit Design with Relays

CMOS: 30 transistors




Relay: 12 relays



- ❑ **CMOS: delay set by electrical time constant**
  - Quadratic delay penalty for stacking devices
  - Buffer & distribute logical/electrical effort over many stages
- ❑ **Relays: delay dominated by mechanical movement**
  - Can stack ~100-200 devices before  $t_{d,elec} \approx t_{d,mech}$
  - So, want all relays to switch simultaneously
  - → Implement logic as a single complex gate

# Digital Circuit Design with Relays




## ❑ Delay Comparison vs. CMOS

- Single mechanical delay vs. several electrical gate delays
- For reasonable load, relay delay unaffected by fan-out/fan-in


## ❑ Area Comparison vs. CMOS

- Larger individual devices
- Fewer devices needed to implement the same logic function

# CMOS vs. Relays: Digital Logic




Typical Power Breakdown for Embedded Processor




- Most processor components exhibit the energy vs. performance tradeoff of static CMOS
  - Control, Datapath, Clock
- Adder energy performance tradeoff is representative

# Relay-Based Adder



- Full adder cell:
  - 12 relays vs. 24 transistors
  - XOR “free”
  - Complementary signals avoid extra mechanical delay (to invert)
- Relays all sized minimally


# N-bit Relay-Based Adder



- ❑ Ripple carry configuration
- ❑ Cascade full adder cells to create larger complex gate
- ❑ Stack of N relays, but still single mechanical delay



# Simulated Energy-Delay vs. CMOS



- Compare vs. Sklansky CMOS adder\*

- 30x less capacitance

- Lower device  $C_g, C_d$

- Fewer devices


- 2.4x lower  $V_{dd}$

- No leakage energy

- For similar area: >9x lower E/op, >10x greater delay


\*D. Patil et. al., "Robust Energy-Efficient Adder Topologies," in Proc. 18th IEEE Symp. on Computer Arithmetic (ARITH'07).

# Parallelism



- Can extend energy benefit up to GOP/s throughput
  - As long as parallelism is available
- Area overhead bounded
  - Need to parallelize CMOS at some point too




# Contact Resistance



- Low contact R not critical
  - Enables low force, hard contact material
- Good news for reliability...

# Fabricated Device Revisited


- Improve reliability: intentionally increase contact R
  - Coat W electrodes with  $\text{TiO}_2$



\*H. Kam *et al.*, "Design and Reliability of a Micro-Relay Technology...", *IEDM 2009*

# Relay Energy Limit

- ❑ Spring force must be able to overcome surface adhesion force  $F_A$
- ❑ For large contacts,  $F_A$  scales with area:



- ❑ Extracted surface energy  $\sim 5\mu\text{J}/\text{m}^2$
- ❑ Relay energy limit set by required  $R_{\text{on}}$

\*H. Kam *et al.*, “Design and Reliability of a Micro-Relay Technology...,” *IEDM 2009*


# Outline

---


- Digital Circuit Design with NEM Relays
  - Relay device/circuit basics
  - Comparisons to CMOS
- **Analog/Mixed-Signal Design with Relays**
- Looking Forward and Conclusions

# CMOS vs. Relays: Mixed Signal

Typical Power Breakdown  
for Embedded Processor




Power Breakdown: core  
implemented in relays




- I/O energy dominant if core is ~30x more efficient
  - See if I/O circuits can benefit as well
  - Representative examples: DAC & ADC
  
- How to process/generate analog signals?
  - No or limited “linear gain” in relays – rely on switching

# NEM Relay Based DAC


## DAC Architecture



## Voltage Output



## AC Impedance




- ❑ Same topology as CMOS, except:
  - Add passive  $R$  to set impedance
  - Relays' gate voltage independent of I/O voltage
- ❑ Energy dominated by actual I/O energy:
  - @ $V_{IO}=200\text{mV}$ ,  $C_L=1\text{pF}$ : 62.8fJ/bit vs. ~780fJ/bit for CMOS




# NEM Relay Based Flash ADC

- Topologically identical to CMOS
  - Sample/Hold input
  - Flash Converter – bank of comparators
  
- Key difference: behavior of “comparators”




# Relay Based Comparators


- Body terminal used to set threshold



- Hysteretic switching:
  - Comparator threshold varies with previous state
  - Need to reset all comparators to the same initial state



# Relay Based Comparators



- **Ambipolar actuation:**


- Comparators above & below input will evaluate
- Use a different decoder

- **Each comparator has a “dead-zone” where it stays off**

- Can use “Max” or “Min” of this range to determine code

# ADC Results

$V_{\text{core}} = 0.3\text{V}$   
 $C = 500\text{fF}$   
 $R = 4\text{k}\Omega$   
 $V_{\text{REF}} = 1\text{V}$   
 $f_{\text{samp}} = 10\text{ MS/s}$   
6-bit res:  $5.5\text{fJ/conv}$



- ❑ Energy dominated by resistor string (320fJ out of 350fJ)
  - Power set by input dynamic range ( $V_{\text{REF}}$ ), not core voltage
  - FOM improves with more resolution (up to thermal noise limit)
- ❑ Advantages stem from  $R_{\text{on}}C_{\text{g}}$  product


# Outline

---


- Digital Circuit Design with NEM Relays
  - Relay device/circuit basics
  - Comparisons to CMOS
- Analog/Mixed-Signal Design with Relays
- **Looking Forward and Conclusions**

# Experimental Relay Circuits: Inverter


Circuit Diagram



Voltage Transfer Char.




Voltage Waveforms





# Circuit Demonstration Test-Chip

- ❑ Test devices
- ❑ Adders
- ❑ Flip-flops/Latches
- ❑ 7:3 Compressor
- ❑ SRAM, DRAM
- ❑ DAC
- ❑ ADC
- ❑ Oscillators



F. Chen *et al.*, "Demonstration of Integrated Micro-Electro-Mechanical Switch Circuits for VLSI Applications," to be presented at *ISSCC 2010*.


# Near-Term Driver: Power Gating



- ❑ Pitch scaling enables high current density
  - Even with high individual device  $R_{\text{on}}$
- ❑ TI micro-mirror pitch ( $\sim 7.5\mu\text{m}$ ):  $I_{\max} \sim 100\text{mA}/\text{mm}^2$



# Roadmap



# Conclusions

---

- ❑ **NEM relays offer unique characteristics**
  - Nearly ideal  $I_{\text{on}}/I_{\text{off}}$
  - Significantly lower  $C_g$  than CMOS
  - Switching delay largely independent of electrical  $\tau$
- ❑ **Relay circuits show potential for order of magnitude better energy efficiency**
- ❑ **Key challenges are scaling & reliability**
  - Circuit-level insights have proven critical (contact R)

# Acknowledgements

---

- ❑ **Students: Fred Chen, Hossein Fariborzi, Abhinav Gupta, Jaeseok Jeon, Hei Kam, Rhesa Nathanael, Vincent Pott, Matthew Spencer, Cheng Wang**
- ❑ **DARPA NEMS program**
- ❑ **FCRP (C2S2, MSD)**
- ❑ **Berkeley Wireless Research Center**
- ❑ **NSF**